

## OPEN ACCESS



## PAPER

Ultra-scaled MoS<sub>2</sub> transistors and circuits fabricated without nanolithography

## RECEIVED

11 September 2019

## ACCEPTED FOR PUBLICATION

17 October 2019

## PUBLISHED

21 November 2019

Kishan Ashokbhai Patel<sup>1</sup>, Ryan W Grady<sup>2</sup>, Kirby K H Smithe<sup>2</sup>, Eric Pop<sup>2</sup> and Roman Sordan<sup>1</sup><sup>1</sup> L-NESS, Department of Physics, Politecnico di Milano, Via Anzani 42, 22100 Como, Italy<sup>2</sup> Department of Electrical Engineering, Stanford University, Stanford, CA 94305, United States of AmericaE-mail: [roman.sordan@polimi.it](mailto:roman.sordan@polimi.it)**Keywords:** MoS<sub>2</sub>, field-effect transistors, short-channel effects, logic gates, transistor scalingSupplementary material for this article is available [online](#)

Original content from this work may be used under the terms of the [Creative Commons Attribution 3.0 licence](#).

Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI.

**Abstract**


The future scaling of semiconductor devices can be continued only by the development of novel nanofabrication techniques and atomically thin transistor channels. Here we demonstrate ultra-scaled MoS<sub>2</sub> field-effect transistors (FETs) realized by a shadow evaporation method which does not require nanofabrication. The method enables large-scale fabrication of MoS<sub>2</sub> FETs with fully gated  $\sim 10$  nm long channels. The realized ultra-scaled MoS<sub>2</sub> FETs exhibit very small hysteresis of current–voltage characteristics, high drain currents up to  $\sim 560$  A m<sup>-1</sup>, very good drain current saturation for such ultra-short devices, subthreshold swing of  $\sim 120$  mV dec<sup>-1</sup>, and drain current on/off ratio of  $\sim 10^6$  in air ambient. The fabricated ultra-scaled MoS<sub>2</sub> FETs are also used to realize logic gates in n-type depletion-load technology. The inverters exhibit a voltage gain of  $\sim 50$  at a power supply voltage of only 1.5 V and are capable of in/out signal matching.

**1. Introduction**

Scaling of Si field-effect transistors (FETs) in integrated circuits is rapidly approaching physical limits [1–3]. The negative impact of the short-channel effects [4] on the performance of aggressively scaled Si FETs (with channel lengths  $\sim 20$  nm) is currently mitigated by the use of very thin ( $< 10$  nm) Si channels, typically etched in the shape of fins [5]. Further downscaling of FETs would require even thinner channels, imposing a demand for atomically thin homogeneous semiconductor channels [6–8]. Two-dimensional semiconductor materials (e.g. monolayer MoS<sub>2</sub>) are good candidates for such channels, because they are inherently atomically thin, have a uniform thickness, and are free from dangling bonds. Their application in the ultra-scaled FETs is limited mainly by the fabrication challenges because both the channel length ( $L_{\text{ch}}$ ) and gate length ( $L$ ) of such FETs should be at the 10 nm scale. Ideally, the entire channel should be gated ( $L_{\text{ch}} = L$ ) to eliminate the ungated (access) parts of the channel.

After the first demonstration of the exfoliated monolayer MoS<sub>2</sub> FETs [9], there have been several attempts to integrate atomically thin MoS<sub>2</sub> channels in ultra-scaled FETs. Monolayer MoS<sub>2</sub> grown by chemical vapor

deposition (CVD) has been used in FETs with  $L \sim 10$  nm exhibiting drain currents  $I_{\text{D}} \sim 400$  A m<sup>-1</sup> (normalized by the channel width  $W$ ), but with  $L_{\text{ch}} \sim 50$  nm [10]. Even shorter gate lengths ( $L \sim 1$  nm) have been demonstrated in exfoliated multilayer MoS<sub>2</sub> FETs with carbon nanotube gates, albeit with  $L_{\text{ch}} \sim 500$  nm, and therefore lower  $I_{\text{D}} \sim 25$  A m<sup>-1</sup> [11]. The technological challenge of realizing ultra-scaled FETs with  $L_{\text{ch}} \sim L$  could be overcome by fabricating FETs with self-aligned contacts in which the gate overlaps the source/drain contacts and covers the entire channel [12]. In this case, the physical gate length  $> L_{\text{ch}}$ , but it allows gating of the entire channel because  $L_{\text{ch}} = L$ . Although such FETs are unsuitable for very high-frequency applications due to the overlap capacitances between the gate and the contacts, they could provide an insight into the operation of the ultra-scaled MoS<sub>2</sub> FETs. However, all ultra-scaled MoS<sub>2</sub> FETs which have been realized in this way so far were based on technologies which cannot be implemented on a large scale. Self-assembly of block copolymers has been used to fabricate back-gated MoS<sub>2</sub> FETs with  $L \sim 7.5$  nm, but required guiding Au lines and produced only multiple FETs connected in series [13]. Sub-10 nm top-gated MoS<sub>2</sub> FETs have also been realized, but only on top of cracks in Bi<sub>2</sub>O<sub>3</sub> [14] or on widened grain boundaries of graphene [15].



**Figure 1.** Schematic of the fabrication steps used to realize 10 nm MoS<sub>2</sub> FETs. (a) The devices were fabricated on standard SiO<sub>2</sub>/Si substrates. (b) In the case of multilayer exfoliated MoS<sub>2</sub>, the entire surface of the substrate was covered by a thin layer of Al deposited by electron-beam (e-beam) evaporation. A thin native oxide (AlO<sub>x</sub>) layer was formed on the top surface of Al after the sample was exposed to ambient air. (c) MoS<sub>2</sub> was exfoliated on top of the AlO<sub>x</sub>/Al layer. (d) A local back gate was defined after etching the AlO<sub>x</sub>/Al gate stack around the exfoliated MoS<sub>2</sub> flakes. (e) In the case of monolayer CVD-grown MoS<sub>2</sub>, the gate structure was defined in the first step by patterning and lift-off of Al. As in (b), the gate stack was formed by exposing the samples to air ambient. (f) CVD MoS<sub>2</sub> was transferred to the entire chip. (g) CVD MoS<sub>2</sub> was etched to define the channel. (h) Patterning and lift-off were used to define thick source and drain Au contacts of thickness  $h$  on top of the structures realized in (d) or (g). (i) A nanogap of length  $L$  was formed next to the contact which shadows the MoS<sub>2</sub> channel from the material evaporated under angle  $\alpha > 0$  with respect to the vertical axis of the sample.

Here we demonstrate 10 nm MoS<sub>2</sub> FETs fabricated on a large scale without high-resolution patterning. This was achieved by fabricating long-channel MoS<sub>2</sub> FETs by conventional lithography, and then reducing the length of the channel down to 10 nm by a shadow evaporation [16–21] of Au. The devices were fabricated on a local Al back gate with an ultra-thin high-k oxide (AlO<sub>x</sub>) in order to efficiently gate the entire channel ( $L_{\text{ch}} = L$ ). Both multilayer exfoliated MoS<sub>2</sub> and monolayer MoS<sub>2</sub> grown by CVD were used in fabrication. The realized 10 to 20 nm MoS<sub>2</sub> FETs exhibit small hysteresis of current–voltage characteristics in air ambient, with drain current up to  $I_{\text{D}} \sim 560 \text{ A m}^{-1}$  (for exfoliated multilayer MoS<sub>2</sub>) and subthreshold swing  $S_{\text{th}} \sim 120 \text{ mV dec}^{-1}$  (for CVD-grown monolayer MoS<sub>2</sub>). We also realized n-type depletion load digital inverters with 10 nm MoS<sub>2</sub> FETs which exhibited high voltage gain ( $A_{\text{v}} \sim -50$ ) and input/output signal matching.


## 2. Results and discussion

Fabrication of the ultra-scaled MoS<sub>2</sub> FETs is schematically depicted in figure 1. In the case of multilayer exfoliated MoS<sub>2</sub>, a thin (25 nm) Al layer was initially evaporated on a standard SiO<sub>2</sub>/Si substrate (figures 1(a)–(b)). The atomic force microscopy (AFM) image of one such substrate is shown in supporting information figure S1 ([stacks.iop.org/TDM/7/015018/mmedia](https://stacks.iop.org/TDM/7/015018/mmedia)). The substrate was then exposed to air ambient to form a native oxide (AlO<sub>x</sub>)

at the top surface of Al [10, 12]. The native oxide layer had a thickness  $t_{\text{ox}} \sim 4 \text{ nm}$  and was used as a gate insulator. In the next step, MoS<sub>2</sub> was exfoliated on top of the AlO<sub>x</sub>/Al gate stack (figure 1(c)). In order to reduce the overlap between the gate and source/drain contacts, the gate stack was then partially etched away, apart from the areas supporting the MoS<sub>2</sub> flakes (figure 1(d)). In the case of monolayer CVD-grown MoS<sub>2</sub> FETs, the gates were already patterned in the first step (figure 1(e)) and then CVD MoS<sub>2</sub> was transferred on top (figure 1(f)). The FET channel was then defined by etching the CVD MoS<sub>2</sub> (figure 1(g)).

In both cases, the source and drain contacts, separated by  $\sim 1 \mu\text{m}$ , were subsequently fabricated by standard lithography, evaporating a thick layer (thickness  $h = 60 \text{ nm}$ ) of Au (figure 1(h)). In the final step, a thin (22 nm) layer of Au was evaporated under tilt in order to create a small gap next to the contacts [18–21] which shadow the MoS<sub>2</sub> channels (figure 1(i)). The size of the gap was controlled by the evaporation angle  $\alpha$  and the thickness of initial source and drain contacts ( $h$ ). Therefore, the resolution of the initial lithographic process used to fabricate the initial source and drain contacts did not have any influence on the gap size. Gaps with the lengths  $L = L_{\text{ch}}$  between 10 and 20 nm were realized in this way.

Figure 2(a) shows a nanogap between the source and drain contacts in one of the exfoliated multilayer MoS<sub>2</sub> FETs, immediately after the shadow evaporation (large area images are shown in figures S2 and S3 and tilted images in figure S4). The edges of the contacts,




**Figure 2.** Nanogap and measurements of multilayer exfoliated MoS<sub>2</sub> FETs. (a) A scanning electron microscopy (SEM) image of an ~8 nm nanogap separating the source and drain contacts. The top (thin) contact was obtained by e-beam evaporation of Au shadowed by the bottom (thick) contact creating the nanogap. The circle indicates protrusions responsible for tunneling across the gap. The FET was made on a ~6 nm thick exfoliated MoS<sub>2</sub> (figure S3). (b) The same nanogap after thermal annealing. The annealing melts sharp protrusions which diffuse towards bulk metal, making the nanogap more uniform, as can be seen in the encircled area. (c) The transfer characteristics of the FET shown in (a) and (b) before (blue line) and after (red line) annealing, measured at  $V_{DS} = 0.1$  V. Despite the removal of the tunneling sites, the on current increases almost three times due to the reduction of contact resistance [9]. The drain current on/off ratio improves by two orders of magnitude and the subthreshold swing reduces from 250 mV dec<sup>-1</sup> to 180 mV dec<sup>-1</sup> after thermal annealing. (d) The output characteristics of the same multilayer MoS<sub>2</sub> FET after annealing. The gate-source voltage values are 2.7 V (two measurements shown), 2.5 V, and in the range from -1 V to 2 V (with a step of 0.2 V). Despite large  $V_{GS}$  and  $V_{DS}$ , the gate leakage current did not influence the drain current (figure S7).

defining the gap, are not perfectly smooth due to unavoidable imperfections in the profile of the developed resist (used in the lithographic process to define the initial source and drain contacts) and finite grain size of the evaporated Au film. These imperfections limit the minimum gap size to ~8 nm in contacts realized on exfoliated MoS<sub>2</sub>. At smaller gap sizes (figure S5 shows a 5 nm gap), the material protruding across the gap (as in the encircled part of the gap shown in figure 2(a)) may coalesce and short-circuit the contacts.

Even if not connected (as in figure 2(a)), such protrusions deteriorate the electrical properties of the FETs due to parasitic tunneling currents flowing between them. This is typically manifested in the reduction of the on/off ratio (figure 2(c)).

The electrical properties of the FETs were improved by thermal annealing. Figure 2(b) shows the same section of the nanogap from figure 2(a) after annealing in vacuum. The protrusions which are not connected tend to recede to the corresponding contacts



**Figure 3.** Electrical characteristics of 20 nm CVD-grown monolayer MoS<sub>2</sub> FETs. (a) The transfer characteristic of the FET shown in the inset, measured at  $V_{DS} = 0.1$  V. The gate leakage current did not influence the subthreshold swing but it was responsible for the constant drain current for  $V_{GS} < -1$  V (figure S11). The inset shows an SEM image of a CVD monolayer MoS<sub>2</sub> FET with a channel length of 20 nm. (b) Forward and backward output characteristics of the same FET measured at gate-source voltages in the range from  $-0.8$  V to  $2.8$  V with a step of  $0.4$  V.


upon annealing, as evidenced by the encircled part of the gap in figure 2(b). Although this slightly increases the minimum gap size to  $\sim 10$  nm on exfoliated MoS<sub>2</sub>, it also significantly reduces the tunneling currents and improves the electrical properties of the FETs, as shown in figure 2(c). Annealed FETs exhibited  $\sim 10$  times smaller drain off-current (due to reduced tunneling) but also higher drain on-current as annealing reduces the source and drain contact resistances [9]. This resulted in  $\sim 100$  times larger drain on/off current ratio (which increased from  $10^3$  to  $10^5$ ) and a smaller subthreshold swing after annealing.

The output curves of the non-annealed FETs exhibited very poor drain current saturation (figure S6) due to parasitic tunneling currents which flow in parallel to the channel drain current. On the other hand, the annealed FETs exhibited a very good saturation for such short devices, with output conductance  $g_d \sim 10$  S m<sup>-1</sup> (normalized by the channel width  $W$ ), as shown in figure 2(d) for  $V_{GS} < 1$  V. The measured drain current was up to  $I_D = 560$  A m<sup>-1</sup>, which is the highest drain current for exfoliated multilayer MoS<sub>2</sub> FETs in air ambient to date, keeping in mind that multilayer FETs typically have higher current than monolayer FETs [10, 15, 22–30]. The largest transconduct-

ance was  $g_m = 662$  S m<sup>-1</sup> at  $V_{DS} = 2$  V and  $V_{GS} = 2.5$  V (figure 2(d)), while the highest intrinsic transistor gain was  $A = g_m/g_d \sim 11$  on all output curves. The measured transconductance yields an extrinsic field-effect mobility  $\mu \sim 3$  cm<sup>2</sup> V<sup>-1</sup>s<sup>-1</sup>. This estimated mobility is small because it includes the contribution of the contact resistance, as discussed in the Methods section. Despite small extrinsic mobility, the transconductance is comparable to that of graphene FETs with a gate length of  $\sim 1$   $\mu$ m [31] due to the very short channel used here.

The estimated extrinsic mobility in exfoliated multilayer MoS<sub>2</sub> FETs is comparable to that of short-channel devices made from exfoliated monolayer MoS<sub>2</sub> [14]. However, multilayer MoS<sub>2</sub> cannot fully follow the surface roughness of the gate (figure S8). This reduced the direct contact between the MoS<sub>2</sub> channel and the gate, which reduced the gate capacitance. The reduced gate capacitance leads to larger than expected [10, 13, 14, 32] subthreshold swing ( $S_{th} \sim 180$  mV dec<sup>-1</sup>) and drain induced barrier lowering ( $\sim 230$  mV V<sup>-1</sup>).

The ultra-scaled FETs were also made of CVD-grown monolayer MoS<sub>2</sub> [33]. The minimum gap size in such FETs was between 10 and 20 nm (figures 3(a) and S9), which was larger than that of the exfoliated



**Figure 4.** The ultra-scaled inverters made of exfoliated multilayer MoS<sub>2</sub> in depletion-load technology. (a) The static voltage transfer characteristics (the output voltage  $V_{OUT}$  versus the input voltage  $V_{IN}$ ) of an inverter at three different power supply voltages  $V_{DD}$  of 0.5 V, 1 V, and 1.5 V. The inset shows the schematic of an inverter. (b) The calculated low-frequency voltage gain  $A_v = dV_{OUT}/dV_{IN}$ . (c) The digital waveforms measured in an inverter whose static voltage transfer characteristic is shown in figure S12. The waveforms demonstrate in/out signal matching capabilities of the inverter. The clock rate of the input signal is 2 kHz.

MoS<sub>2</sub> FETs. We found that use of CVD MoS<sub>2</sub> required larger initial gaps because annealing was less effective in eliminating the contact protrusions on CVD MoS<sub>2</sub>. This is probably due to the pinning of protrusions on the imperfections in the CVD grown material and underlying roughness of the gate (which has more influence on the surface roughness of the CVD monolayer compared to the exfoliated multilayer MoS<sub>2</sub>). However, CVD monolayer MoS<sub>2</sub> FETs were found to have larger drain current on/off ratio ( $\sim 10^6$ ) and smaller subthreshold swing ( $S_{th} \sim 120$  mV dec<sup>-1</sup>) compared to the exfoliated multilayer MoS<sub>2</sub> FETs (figure 3(a)). This is due to the larger bandgap of monolayer MoS<sub>2</sub> with respect to multilayer MoS<sub>2</sub> and slightly larger gate length of the monolayer CVD-grown FETs. Use of CVD-grown material also allowed large-scale fabrication of FETs, which was not possible with the exfoliated material. However, there are limitations in the large-scale fabrication of the FETs, as discussed in the methods section and figure S10.

The largest measured drain current in CVD monolayer MoS<sub>2</sub> FETs was  $I_D = 360$  A m<sup>-1</sup> (figure 3(b)), which is comparable to the highest drain current

reported for such FETs [10], even though the latter were obtained by pulsed measurements in vacuum; here, the measurements were performed in air ambient without pulsing voltages. The largest transconductance was  $g_m = 170$  S m<sup>-1</sup> at  $V_{DS} = 2$  V and  $V_{GS} = 1.6$  V (figure 3(b)), which suggests an extrinsic field-effect mobility  $\mu = 1.2$  cm<sup>2</sup> V<sup>-1</sup>s<sup>-1</sup>. In this case, the mobility was lower than that of the exfoliated multilayer FETs due to the additional processing step used to transfer MoS<sub>2</sub> from the growth substrate to the local back gates. This process (described in the methods section) is not required for top-gated FETs, which were fabricated directly on the growth substrate [10], and it deteriorated the quality of the transferred CVD monolayer MoS<sub>2</sub>.

The ultra-scaled MoS<sub>2</sub> FETs were used to realize logic gates in the n-type depletion-load technology. Figure 4(a) shows the static voltage transfer characteristics of an exfoliated multilayer MoS<sub>2</sub> inverter. In most of the realized FETs, the threshold voltage was slightly negative ( $V_{th} \sim -0.2$  V) leading to a weak conduction of the load FET (the top FET in the inverter in figure 4(a)) in which  $V_{GS} = 0$  V. Besides,  $V_{th} \sim -0.2$  V



results in the threshold voltage of the logic gates  $< V_{DD}/2$ . At large enough positive input voltages ( $V_{IN} > 0.4$  V), the driver FET (the bottom FET in the inverter) was therefore much more conductive than the load FET and the output voltage was approximately equal to zero, leading to a rail-to-rail operation. Small conductivity of the load FET and good saturation of the FETs led to a steep drop of the output voltage  $V_{OUT}$  as the input voltage  $V_{IN}$  is increased (at  $V_{IN} \sim 0.15$  V). This resulted in a large voltage gain  $A_v \sim -50$  (figure 4(b)), which is remarkably high for such short devices.

The threshold voltage of the logic gates, which was below  $V_{DD}/2$ , prevented matching between the input and output signals, despite very high voltage gain. In addition, the current drive capabilities of the load FET were significantly reduced due to its poor conductivity. As a consequence, the realized logic gates could not be clocked above a few Hz, which is typical for this type of load FETs [34]. This problem was overcome by using more conductive load FETs at  $V_{GS} = 0$  V, i.e. the load FETs with a more negative threshold voltage. This is demonstrated in figure 4(c) which shows the digital waveforms measured in one of the inverters in which the load FET had  $V_{th} = -0.4$  V. Due to better conductivity of the load FET, the output voltage decreased slower as the input voltage was increased, effectively shifting the threshold voltage of the logic gates to  $\sim V_{DD}/2$  (figure S12). Although this reduced the voltage gain and output voltage swing (and therefore increased the static power dissipation), it allowed signal matching, as shown in figure 4(c). In addition, a higher operating frequency was reached compared to that of the high-gain logic gates with low-conductivity load FETs [34], as demonstrated in figure 4(c). However, this frequency is still much smaller than the cutoff frequency of the highly conductive FETs (figure S13).

### 3. Conclusion

We have demonstrated a facile and scalable technique for the fabrication of ultrashort channel MoS<sub>2</sub> FETs which does not require nanolithography. The technique is general (i.e. it can be applied to any semiconductor transistor channel) and based on shadowing evaporated material by the standard prefabricated source and drain contacts. We realized both exfoliated multilayer and CVD-grown monolayer MoS<sub>2</sub> FETs in which the entire transistor channel, with a length between 10 and 20 nm, was gated. The realized MoS<sub>2</sub> FETs exhibit good drain current saturation demonstrating the suppression of short-channel effects in atomically thin transistors. The ultra-scaled MoS<sub>2</sub> FETs were used to realize logic gates in the n-type depletion-load technology with a voltage gain of  $\sim -50$ . The load FETs with a higher current drive were used to improve the operating frequency and signal matching of the logic gates at the expense of the voltage gain. The tradeoff between the speed and voltage gain demonstrates a need for the implementation of the ultra-scaled FETs in future

complementary metal-oxide-semiconductor (e.g. MoS<sub>2</sub>) technology.

### 4. Methods

Degenerately doped Si chips with thermally grown 290 nm thick SiO<sub>2</sub> were used in the fabrication of the ultra-scaled MoS<sub>2</sub> FETs. Prior to the deposition of Al back-gates, the substrates were thoroughly cleaned in an acetone bath and rinsed with isopropanol. The gates were fabricated by thermal evaporation of 25 nm of Al in an e-beam evaporator at a base pressure of  $1.2 \times 10^{-6}$  mbar. After Al deposition, the samples were kept in air for one day to oxidize the top surface of Al. This created an Al/AlO<sub>x</sub> gate stack with a gate oxide capacitance  $C_{ox} \sim 1.4 \mu\text{F cm}^{-2}$  [10, 35]. Although such native gate oxide has larger surface roughness than the underlying SiO<sub>2</sub> substrate (figure S1), we found that the gate leakage current did not have influence on the drain current (figures S7 and S11) if the gate oxide voltage was kept below 2.8 V. The typical gate oxide breakdown voltage was  $\sim 2.9$  V.

Both exfoliated multilayer and CVD-grown monolayer MoS<sub>2</sub> were used in fabrication. Micromechanical exfoliation of MoS<sub>2</sub> (SPI supplies) was performed by a Scotch tape method directly on the substrates on which 25 nm of Al was previously evaporated (figure 1(c)). After exfoliation, MoS<sub>2</sub> flakes were located by an optical microscope and then characterized by an AFM (Veeco Innova) to find the thickness of the flakes. Due to a poor contrast of MoS<sub>2</sub> on Al, it was not possible to locate monolayer MoS<sub>2</sub> and therefore the flakes with thicknesses between 5 and 15 nm were used in device fabrication.

MoS<sub>2</sub> was grown directly on SiO<sub>2</sub> via solid-source CVD [27]. In particular, SiO<sub>2</sub> was treated with hexamethyldisilazane, and then decorated with  $\sim 25 \mu\text{l}$  of 100  $\mu\text{M}$  perylene-3,4,9,10 tetracarboxylic acid tetrapotassium salt (PTAS). The substrate was placed face down on an alumina crucible with  $\sim 0.5$  mg of MoO<sub>3</sub> powder, and loaded in to a tube furnace 30 cm downstream of  $\sim 100$  mg of S powder. The tube was evacuated and flushed with Ar gas and brought back to atmospheric pressure. Temperature was ramped to 850 °C and held for 15 min with 30 sccm Ar flow, before being cooled to room temperature. After the growth, CVD MoS<sub>2</sub> was transferred from the growth substrate to the final substrate containing pre-patterned gates (figure 1(f)). Due to a strong adhesion of the CVD grown MoS<sub>2</sub> to the growth substrate, the transfer to the final substrate required evaporation of 60 nm of Au [36, 37] on MoS<sub>2</sub> and spin coating of a poly(methyl methacrylate) (PMMA) layer on top of Au. The resulting PMMA/Au/MoS<sub>2</sub> stack was picked up from the growth substrate by a polydimethylsiloxane (PDMS) stamp. Once the PMMA/Au/MoS<sub>2</sub> stack was detached from the growth substrate, it was placed on the final substrate. There, the entire stack was heated to 160 °C for 5 min to remove the PDMS stamp. PMMA was then removed in an acetone bath, followed by Au etching using KI:I solu-

tion (Sigma Aldrich). After etching of Au, the MoS<sub>2</sub> channel was defined by plasma etching using SF<sub>6</sub> (base pressure 80 mbar, flow rate 10 sccm, and power 50 W) for 25 s. A larger hysteresis and smaller mobility in CVD-grown monolayer MoS<sub>2</sub> FETs were attributed to the damaging effect of the transfer procedure.

All patterning was performed by e-beam lithography (Raith eLINE) at 10 kV using different types of PMMA (molecular weights between 250 000 and 950 000) as e-beam resists. However, high-resolution patterning was not required because the initially fabricated contacts had dimensions  $\sim 1 \mu\text{m}$ . Any other low-resolution method (e.g. conventional optical lithography) could have also been used in the fabrication of the initial contacts.

In the case of exfoliated MoS<sub>2</sub>, Al surrounding the MoS<sub>2</sub> flakes was etched away (figure 1(d)) to reduce the overlap between the gate and source/drain contacts, i.e. to reduce the gate leakage current and parasitic components. Tetramethylammonium hydroxide was used for 15 s to completely etch away 25 nm of Al. After etching, the Al sample was kept in acetone for 2 h to remove the PMMA mask.

The initial 60 nm thick Au source and drain contacts (figure 1(h)) were fabricated by evaporating Au at a normal incidence in the e-beam evaporator at a base pressure  $\sim 1.2 \times 10^{-6}$  mbar. After fabricating the initial thick Au contacts, the second lithography process was used to define the pattern for thin Au contacts (figure 1(i)). A thinner layer of Au (22 nm) was deposited in the same e-beam evaporator, but this time the samples were tilted by  $\alpha = 15^\circ$  with respect to the direction of the evaporated Au. The directionality of the e-beam evaporation process effectively increases shadowing [38, 39] both from the resist and thick contacts resulting in an oblique profile of the contacts, as discussed in figure S4.

The device fabrication was performed in parallel, i.e. all FETs on a wafer were fabricated at the same time. However, successful large-scale fabrication of the FETs also requires maintaining a constant gate length across a wafer. The gate length uniformity is affected by the thickness uniformity of the initial thick contacts deposited by e-beam evaporation [40]. The gate length uniformity of our process technology is discussed in figure S10 which demonstrates that a smoother substrate is required for better uniformity. Therefore, the successful large-scale fabrication of the FETs would require very smooth deposition of the gate material, e.g. by atomic layer deposition.

After the fabrication of nanogaps, the samples were annealed at 250 °C in vacuum (pressure  $< 5 \times 10^{-6}$  mbar) for 1 h. Annealing cleaned the nanogaps from protrusions and improved metal contact to MoS<sub>2</sub>. Thermal annealing was performed in vacuum to prevent any damage to MoS<sub>2</sub> due to oxygen or humidity at higher temperature. The samples were heated to 250 °C at a rate of 10 °C min<sup>-1</sup>. After annealing, the samples were allowed to spontaneously cool down to room temperature in vacuum.

The extrinsic field-effect mobility was estimated from the measured transfer curves. We fabricated both long ( $L \sim 1 \mu\text{m}$ ) and short ( $L \sim 10 \text{ nm}$ ) channel exfoliated multilayer MoS<sub>2</sub> FETs on a global SiO<sub>2</sub>/Si back gate as a reference. We found that typical extrinsic mobility in long channel FETs on SiO<sub>2</sub> was  $\sim 55 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  reducing down to  $\sim 4 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  in short channel FETs. The reason for such small extrinsic mobility in short-channel devices is the contact resistance which is comparable to the resistance of short channels. The obtained value of  $\sim 4 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  on SiO<sub>2</sub> was close to  $\sim 3 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  obtained in short-channel devices on AlO<sub>x</sub>.

All electrical measurements were performed in air ambient in FormFactor probe stations EP6 and Summit 11000. The electrical characterizations of the FETs and inverters were performed by Keithley 2611B source-measure units, a function generator (Tektronix AFG 3022B), and an oscilloscope (Keysight DS09064A). The small hysteresis in the samples was a consequence of adsorption of water from humidity in air [41–43] and charge traps in the gate oxide [44]. The SEM imaging was performed in Raith eLINE at 10 kV. The inverters were realized by externally connecting the fabricated FETs.

## Acknowledgments

We thank Alexey Fedorov for support with thermal annealing. This research was supported by the EU H2020 Graphene Flagship Core 2 Grant No. 785219. RWG acknowledges support from the NSF Graduate Research Fellowship under Grant No. DGE-1656518. KS acknowledges partial support from the Stanford Graduate Fellowship (SGF) program and NSF Graduate Research Fellowship under grant No. DGE-114747.


## ORCID iDs

Kishan Ashokbhai Patel  <https://orcid.org/0000-0001-8476-6510>

Ryan W Grady  <https://orcid.org/0000-0002-0457-5026>

Kirby K H Smithe  <https://orcid.org/0000-0003-2810-295X>

Eric Pop  <https://orcid.org/0000-0003-0436-8534>

Roman Sordan  <https://orcid.org/0000-0001-7373-0643>

## References

- [1] Moore G E 2006 *IEEE Solid-State Circuits Soc. Newsl.* **11** 36–7
- [2] 2015 International Technology Roadmap for Semiconductors (ITRS) (<http://www.itrs2.net/>)
- [3] Bohr M T and Young I A 2017 *IEEE Micro* **37** 20–9
- [4] Chaudhry A and Kumar M J 2004 *IEEE Trans. Device Mater. Reliability* **4** 99–109
- [5] Huang X *et al* 1999 *Int. Electron Devices Meeting. Technical Digest (Cat. No. 99CH36318)* pp 67–70

- [6] Mak K F, Lee C, Hone J, Shan J and Heinz T F 2010 *Phys. Rev. Lett.* **105** 136805
- [7] Cao W, Kang J, Sarkar D, Liu W and Banerjee K 2015 *IEEE Trans. Electron Devices* **62** 3459–69
- [8] Liu H, Neal A T and Ye P D 2012 *ACS Nano* **6** 8563–9
- [9] Radisavljevic B, Radenovic A, Brivio J, Giacometti V and Kis A 2011 *Nat. Nanotechnol.* **6** 147–50
- [10] English C D, Smithe K K, Xu R and Pop E 2016 *Int. Electron Devices Meeting (San Francisco, CA)* pp 5.6.1–5.6.4
- [11] Desai S B et al 2016 *Science* **354** 99–102
- [12] Guerriero E, Polloni L, Rizzi L G, Bianchi M, Mondello G and Sordan R 2012 *Small* **8** 357–61
- [13] Nourbakhsh A et al 2016 *Nano Lett.* **16** 7798–806
- [14] Xu K et al 2017 *Nano Lett.* **17** 1065–70
- [15] Xie L et al 2017 *Adv. Mater.* **29** 1702522
- [16] Niemeyer J 1974 *PTB Mitt.* **84** 251
- [17] Dolan G J 1977 *Appl. Phys. Lett.* **31** 337–9
- [18] Philipp G, Weimann T, Hinze P, Burghard M and Weis J 1999 *Microelectron. Eng.* **46** 157–60
- [19] Naitoh Y, Tsukagoshi K, Murata K and Mizutani W 2003 *E-j. Surf. Sci. Nanotechnol.* **1** 41–4
- [20] Javey A, Qi P, Wang Q and Dai H 2004 *Proc. Natl Acad. Sci. USA* **101** 13408–10
- [21] Miao J, Zhang S, Cai L, Scherr M and Wang C 2015 *ACS Nano* **9** 9236–43
- [22] Das S, Chen H Y, Penumatcha A V and Appenzeller J 2013 *Nano Lett.* **13** 100–5
- [23] English C D, Shine G, Dorgan V E, Saraswat K C and Pop E 2016 *Nano Lett.* **16** 3824–30
- [24] Leong W S, Luo X, Li Y, Khoo K H, Quek S Y and Thong J T L 2015 *ACS Nano* **9** 869–77
- [25] Lembke D and Kis A 2012 *ACS Nano* **6** 10070–5
- [26] Liu W, Kang J, Cao W, Sarkar D, Khatami Y, Jena D and Banerjee K 2013 *IEEE Int. Electron Devices Meeting* pp 19.4.1–19.4.4
- [27] Smithe K K H, English C D, Suryavanshi S V and Pop E 2016 *2D Mater.* **4** 011009
- [28] Smithe K K H, English C D, Suryavanshi S V and Pop E 2018 *Nano Lett.* **18** 4516–22
- [29] McClellan C J, Yalon E, Smithe K K H, Suryavanshi S V and Pop E 2017 *75th Annual Device Research Conf.* pp 1–2
- [30] Liu Y et al 2016 *Nano Lett.* **16** 6337–42
- [31] Guerriero E et al 2017 *Sci. Rep.* **7** 2419
- [32] Liu L, Lu Y and Guo J 2013 *IEEE Trans. Electron Devices* **60** 4133–9
- [33] Smithe K K H, Suryavanshi S V, Muñoz Rojo M, Tedjarati A D and Pop E 2017 *ACS Nano* **11** 8456–63
- [34] Wachter S, Polyushkin D K, Bethge O and Mueller T 2017 *Nat. Commun.* **8** 14948
- [35] Guerriero E, Polloni L, Bianchi M, Behnam A, Carrion E, Rizzi L G, Pop E and Sordan R 2013 *ACS Nano* **7** 5588–94
- [36] Magda G Z, Peto J, Dobrik G, Hwang C, Biró L P and Tapasztó L 2015 *Sci. Rep.* **5** 14714
- [37] Desai S B et al 2016 *Adv. Mater.* **28** 4053–8
- [38] Barabási A L and Stanley H E 1995 *Fractal Concepts in Surface Growth* (Cambridge: Cambridge University Press) (<https://doi.org/10.1017/CBO9780511599798>)
- [39] Sordan R, Miranda A, Traversi F, Colombo D, Chrastina D, Isella G, Masserini M, Miglio L, Kern K and Balasubramanian K 2009 *Lab Chip* **9** 1556–60
- [40] Ohring M 1992 *The Materials Science of Thin Films* (San Diego, CA: Academic) (<https://doi.org/10.1016/B978-0-12-524975-1.X5000-9>)
- [41] Late D J, Liu B, Matte H S S R, Dravid V P and Rao C N R 2012 *ACS Nano* **6** 5635–41
- [42] Li T, Wan B, Du G, Zhang B and Zeng Z 2015 *AIP Adv.* **5** 057102
- [43] Illarionov Y Y, Smithe K K H, Waltd M, Knobloch T, Pop E and Grasser T 2017 *IEEE Electron Device Lett.* **38** 1763–6
- [44] Guo Y, Wei X, Shu J, Liu B, Yin J, Guan C, Han Y, Gao S and Chen Q 2015 *Appl. Phys. Lett.* **106** 103109



# Ultra-scaled MoS<sub>2</sub> transistors and circuits fabricated without nanolithography


Kishan Ashokbhai Patel,<sup>1</sup> Ryan W. Grady,<sup>2</sup> Kirby K. H. Smithe,<sup>2</sup> Eric Pop,<sup>2</sup> and Roman Sordan<sup>1</sup>

<sup>1</sup> L-NESS, Department of Physics, Politecnico di Milano, Via Anzani 42, 22100 Como, Italy


<sup>2</sup> Department of Electrical Engineering, Stanford University, Stanford, CA 94305, USA

E-mail: roman.sordan@polimi.it


## Supporting Information




**Figure S1.** An AFM image of an Al/AlO<sub>x</sub> gate stack. The stack was obtained by evaporating Al on an SiO<sub>2</sub> substrate. The surface roughness (RMS) is 1.52 nm.




**Figure S2.** A large area scanning electron microscopy (SEM) image (in false colors) of two nanogaps. The initial Au source and drain contacts (yellow) were fabricated with a resolution of  $\sim 1 \mu\text{m}$ . The nanogaps were created by evaporating a thin layer of Au (red) under an angle of  $15^\circ$  with respect to the perpendicular axis of the sample/image (inclined towards the bottom part of the image).



**Figure S3.** An AFM image of several exfoliated MoS<sub>2</sub> FETs, out of which one is from Fig. 2. The height profile along the section A-A' is shown below the image. The section is taken across the MoS<sub>2</sub> flake and the height is calculated with respect to point A.




**Figure S4.** Tilted SEM images of a gap between the source (thick Au) and drain (thin Au). (a) Tilted image of the gap reveals oblique sidewalls of the contacts, as sketched in the inset. Such sidewalls are a consequence of the directional metal deposition by e-beam evaporation used to create the contacts. The thick contacts are obtained by depositing metal through a developed part of a resist, which initially creates vertical sidewalls of the contacts. However, as the deposition of the metal continues, the metal deposited at the top part of the resist tends to laterally expand [1,2] thereby reducing the effective size of the opening in the resist. Consequently, the width of the contacts reduces with height, creating oblique profile observed in the thick contacts. Similarly, the shadow evaporation leads to the oblique profile of the thin contacts due to the deposition of the metal on top of the thick contacts (although this is not pronounced due to the small thickness of the thin contacts). Therefore, the actual gate length is probably slightly shorter compared to what was observed in the standard (top-view) SEM images shown in the main text. (b) Tilted SEM image showing the local Al/AIO<sub>x</sub> back gate (bottom right), thick contact (left), and thin contact (upper right).




**Figure S5.** SEM image of a very narrow gap (5 nm) which cannot be cleared by thermal annealing.







**Figure S6.** The influence of thermal annealing on the transistor properties of ultra-scaled MoS<sub>2</sub> FETs. (a) The transfer curves of a FET before annealing. (b) The output curves of the same FET before annealing. (c) The transfer curves of the same FET after annealing. (d) The output curves of the same FET after annealing.




**Figure S7.** Drain (blue) and gate (red) currents corresponding to the highest drain current shown in Fig. 2(d) in the main text. The onset of the (reversible) gate oxide breakdown can be observed in the gate current for  $V_{DS} > 2.25$  V due to a very large gate bias ( $V_{GS} = 2.7$  V). However, the gate current is still  $\sim 5$  orders of magnitude smaller than the drain current in this regime. The gate oxide irreversibly breaks at  $\sim 2.9$  V.




**Figure S8.** A multilayer MoS<sub>2</sub> flake smoothens out the roughness of the gate allowing a 10-nm separation between the source and drain contacts fabricated on top of the flake.




**Figure S9.** SEM images of gaps between source and drain contacts in two different CVD monolayer MoS<sub>2</sub> FETs.



**Figure S10.** Ultra-scaled FETs fabricated on a 100 mm wafer. On one part (blue) of the wafer, the FETs were fabricated directly on the  $\text{SiO}_2/\text{Si}$  substrate, while on the other part (gray) they were fabricated on the  $\text{Al}/\text{AlO}_x$  gate. The numbers in bright rectangles indicate the gate length in nm (the length of the gap between the source and drain) at the location of the rectangles. The SEM images show the gap for some of the selected locations on the wafer. All SEM images are in the same scale, which is given in the bottom right image. Some distances on the wafer are also marked. The gap size uniformity is better on  $\text{SiO}_2/\text{Si}$  due to smaller surface roughness.




**Figure S11.** Drain (blue) and gate (red) currents in the subthreshold regime of the CVD MoS<sub>2</sub> FET shown in Fig. 3 in the main text. Both up (solid line) and down (dotted line) sweeps are shown (the sweep directions are also indicated by the arrows). The same subthreshold swing  $S_{th} = 120$  mV/dec was obtained both in the up and down sweep. The drain current  $I_D$  exhibits the obtained subthreshold swing in the range from  $2.4 \cdot 10^{-5}$  to  $4.5 \cdot 10^{-4}$  A/m (down sweep) and from  $6 \cdot 10^{-6}$  to  $10^{-4}$  A/m (up sweep). At the same time, the gate current is almost constant (down sweep) or exhibits  $\sim 24$  times smaller change at  $\sim 480$  mV/dec (up sweep). This indicates that the gate leakage current does not have an influence on the subthreshold regime of the FET. However, the drain current is almost constant for  $V_{GS} < -1$  V (down sweep) due to the influence of the gate leakage current.



**Figure S12.** Static voltage transfer characteristic of a 10-nm inverter in a depletion-load technology on which the digital waveforms shown in Fig. 4(c) were measured.





**Figure S13.** The extrinsic cutoff frequency  $f_T$  of a 10-nm MoS<sub>2</sub> FET as a function of the ratio between the overlap length  $L_{ov}$  and gate length  $L = 10$  nm. The overlap length is the length of the gate below one of the contacts (source or drain). The total device capacitance is therefore  $C = C_{ox}W(L + 2L_{ov})$ , where  $C_{ox} = 1.4 \mu\text{F}/\text{cm}^2$  [3, 4]. This gives for the cutoff frequency  $f_T = g_m/(2\pi C) = (g_m/W2\pi C_{ox}L)/(1 + 2L_{ov}/L)$ . For  $g_m/W = 662$  S/m (as in the main text) and  $L = 10$  nm, this leads to  $f_T = 752 \text{ GHz}/(1 + 2L_{ov}/L)$ , i.e.,  $f_T = 752$  GHz for  $L_{ov} = 0$  nm (no overlap) and 3.7 GHz for realistic  $L_{ov} = 1 \mu\text{m}$ . The reason for a large discrepancy between  $f_T$  and the clock rate of 2 kHz in Fig. 4(c) is due to different biasing. The cutoff frequency is measured in a single transistor circuit in which an FET is biased to be as highly conductive as possible (i.e., to operate at the highest possible drain current). However, the load FET in the inverter in Fig. 4 has  $V_{GS} = 0$  V which cannot be changed due to the circuit layout. As n-type MoS<sub>2</sub> FETs do not conduct very well at  $V_{GS} = 0$  V, the load FET behaves as a very large resistor which limits the bandwidth of the circuit. It would be necessary to operate the load FET with  $V_{GS} \sim 2.5$  V (as in Fig. 2(d)) to get the high clock rate of the inverter.

## References

- [1] Barabási A L and Stanley H E 1995 *Fractal Concepts in Surface Growth* (Cambridge University Press)
- [2] Sordan R, Miranda A, Traversi F, Colombo D, Chrastina D, Isella G, Masserini M, Miglio L, Kern K and Balasubramanian K 2009 *Lab Chip* **9**(11) 1556–1560
- [3] Guerriero E, Polloni L, Bianchi M, Behnam A, Carrion E, Rizzi L G, Pop E and Sordan R 2013 *ACS Nano* **7** 5588–5594
- [4] English C D, Smithe K K, Xu R and Pop E 2016 Approaching ballistic transport in monolayer MoS<sub>2</sub> transistors with self-aligned 10 nm top gates *Int. El. Devices Meet.* (San Francisco, CA, USA) pp 5.6.1–5.6.4