### **PHASE-CHANGE MEMORY**

# Ultralow-switching current density multilevel phase-change memory on a flexible substrate

Asir Intisar Khan<sup>1</sup>†, Alwin Daus<sup>1</sup>†, Raisul Islam<sup>1</sup>, Kathryn M. Neilson<sup>1</sup>, Hye Ryoung Lee<sup>1,2</sup>, H.-S. Philip Wong<sup>1</sup>, Eric Pop<sup>1,2,3</sup>\*

Phase-change memory (PCM) is a promising candidate for data storage in flexible electronics, but its high switching current and power are often drawbacks. In this study, we demonstrate a switching current density of ~0.1 mega-ampere per square centimeter in flexible superlattice PCM, a value that is one to two orders of magnitude lower than in conventional PCM on flexible or silicon substrates. This reduced switching current density is enabled by heat confinement in the superlattice material, assisted by current confinement in a pore-type device and the thermally insulating flexible substrate. Our devices also show multilevel operation with low resistance drift. The low switching current and good resistance on/off ratio are retained before, during, and after repeated bending and cycling. These results pave the way to low-power memory for flexible electronics and also provide key insights for PCM optimization on conventional silicon substrates.

umerous emerging flexible electronics for the internet of things (IoT) (1, 2) benefit from low-power embedded memory (3-5); examples include electronic skin (6), paper-like deformable displays (7), and smart IoT sensors for food and drug monitoring (2). Many of these applications could revolutionize personalized health care and global supply chains, particularly if they can rely on flexible substrates, which are easier to integrate with various form factors and surfaces. However, integrating conventional silicon-based memory into flexible electronics is difficult owing to the limited bendability of thinned silicon, complicated transfer processes, and potential thermal challenges on substrates with low thermal conductivity (4, 8, 9). As an alternative, memory devices could be fabricated directly on the flexible substrates, as long as this can be done at sufficiently low temperature (typically below 250°C). For example, flash and ferroelectric memory have been directly demonstrated on flexible substrates, but at the expense of higher operating voltage and power consumption than needed for their rigid counterparts (4, 10).

Two other memory candidates that can be processed directly on flexible substrates are resistive random-access memory (RRAM) and phase-change memory (PCM) (*11–13*). Although many demonstrations exist with RRAM, its filamentary operation causes variability issues (*4*, *12*). By contrast, PCM offers lower variability than RRAM while providing faster speed, larger memory window, and longer write endurance than flash (*14*). These attributes and

\*Corresponding author. Email: epop@stanford.edu †These authors contributed equally to this work. its potential for multilevel memory make PCM a candidate of interest for data storage in flexible electronics (*15*, *16*). The same properties are also important for IoT devices, which must often process data locally because of limited communication bandwidth with cloud servers (*17*).

However, a fundamental challenge of PCM has been its relatively high switching current and power, posing an obstacle for widespread adoption on both rigid (silicon) and flexible substrates (12, 13, 18). PCM on flexible substrates has been relatively unexplored, and previous studies (13, 18) operated with high current owing to the use of conventional phase-change materials (e.g., Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>) and lithography limitations (e.g., limited ability to focus) on uneven flexible substrates. Although the reset current of PCM is known to decrease with the cell size (14), such scaling is more difficult to achieve on flexible substrates; thus, reducing the reset current density becomes of greater importance. Reducing current density also benefits PCM on rigid substrates (19), where the area used by memory selector devices (which supply the current in highdensity memory arrays) is valuable and must be minimized (14, 20).

Here, we achieved ultralow reset current density and multilevel operation, which are difficult to realize for PCM on flexible substrates, with a combined approach that includes (i) use of a superlattice phase-change material, which limits heat loss into the metal electrodes; (ii) taking advantage of the very low thermal conductivity of the flexible substrate, which blocks heat loss from the bottom electrode (BE); and (iii) Joule heat confinement in a pore-like geometry. Our PCM devices were directly fabricated on a flexible polyimide (PI) substrate (Fig. 1A), without any layer transfers and a maximum process temperature of 200°C. The superlattice phase-change material (21) was deposited as 12 periods of alternating Sb<sub>2</sub>Te<sub>3</sub> (4 nm) and GeTe (1 nm) layers. The ~600-nmdiameter pore-like device is surrounded by ~35-nm  $Al_2O_3$  (Fig. 1B) on a TiN bottom contact [see (22) for fabrication details, fig. S1, and table S1].

We used high-resolution scanning transmission electron microscopy (STEM) to image the superlattice cross section on a silicon substrate, with the same deposition conditions as for the flexible PCM (Fig. 1C). [STEM sample preparation is difficult on the weak, electrically and thermally insulating polymer, which can warp during focused ion beam milling (23, 24).] STEM imaging displays Sb<sub>2</sub>Te<sub>3</sub> and  $Ge_xSb_yTe_z$  layers, revealing some interfacial reconfiguration known to occur during deposition kinetics (25) but preserving clear and parallel van der Waals-like (vdW-like) gaps (26). X-ray diffraction (XRD) data in Fig. 1D show sharp polycrystalline peaks from the same superlattice film used for the STEM cross section. (Additional XRD data are shown in fig. S2 for a similar superlattice on TiN/PI/Si.) The pronounced (00l) out-of-plane XRD peaks correspond to highly oriented layers parallel to the substrate. A small broadening and shifting of some Sb<sub>2</sub>Te<sub>3</sub> peaks and the presence of  $Ge_rSb_uTe_r$  peaks (fig. S2) are consistent with partial diffusion of Ge atoms into Sb<sub>2</sub>Te<sub>3</sub> (27, 28).

The resulting PCM devices on the ~5-µm PI substrate are flexible (Fig. 1E), and we measured their resistance (R) versus current (I)before and during bending (Fig. 1F). For set and reset programming, respectively, we used 1-, 20-, and 500-ns and 1-, 60-, and 1-ns rise, width, and fall pulses (see fig. S3 for the setup and fig. S4 for an example output pulse). We read the resistance of all devices with a 50-mV direct current (dc) bias (22). Our ~600-nm diameter flexible PCM devices switch at ~0.2 to 0.25 mA of reset current ( $I_{\text{reset}}$ ), with a resistance ratio up to ~100, maintaining the switching characteristics during both flat and bent substrate conditions. The estimated reset current density ( $J_{reset}$ ) of ~0.1 MA/cm<sup>2</sup> is about two orders of magnitude lower than that of conventional PCM on rigid silicon substrates (29, 30) and more than an order of magnitude lower than that of existing flexible PCM (13) (Fig. 1G).

We found that the reset current scales with the pore cell area (from ~600- to ~800-nm diameters; Fig. 2A), indicating the scalability of our technology, further supported by additional benchmarking (fig. S5). Our devices also demonstrate reasonably low cycle-to-cycle variation (Fig. 2B). We calculated resistance versus power (Fig. 2C), which we estimated from *R* versus *I* (Fig. 2B) and *R* versus voltage (*V*) (fig. S6A). We further noted low cycleto-cycle variation for >450 cycles (fig. S6B). The peak reset power is ~0.8 mW; this could be further reduced with smaller cell diameters

<sup>&</sup>lt;sup>1</sup>Department of Electrical Engineering, Stanford University, Stanford, CA 94305, USA. <sup>2</sup>Department of Materials Science and Engineering, Stanford University, Stanford, CA 94305 USA. <sup>3</sup>Precourt Institute for Energy, Stanford University, Stanford, CA 94305, USA.



**Fig. 1. Flexible superlattice PCM.** (**A**) (Top) Schematic device cross section. (Bottom) Top-view optical images of fabricated devices. (**B**) Top-view scanning electron microscopy image of a device with a ~600-nm via hole (i.e., a hole in the Al<sub>2</sub>O<sub>3</sub> insulating layer, defining the active device region). The inset shows a zoomed-in view. (**C**) High-resolution STEM cross section of the superlattice stack deposited on a Si substrate, using the same conditions as for the flexible PCM devices. STEM shows 5-atom Sb<sub>2</sub>Te<sub>3</sub> layers, as well as 7- and 11-atom layers with Ge atoms diffused into Ge<sub>x</sub>Sb<sub>y</sub>Te<sub>2</sub> (*25*), all separated by clear vdW-like gaps (see also fig. S7). (**D**) XRD of the same superlattice stack as in (C), demonstrating the polycrystallinity of the as-deposited films (see also fig. S2). (**E**) Photograph of one of our flexible PCM (with a ~600-nm via hole) before and

during bending to a radius of 4 mm, demonstrating low-current switching in both the flat and bent conditions. Solid arrow, from high-resistance state (HRS) to low-resistance state (LRS); dashed arrow, from LRS to HRS.  $\Omega$ , ohms. (**G**) Benchmarking of reset current density ( $J_{\text{reset}}$ ) reveals that  $J_{\text{reset}}$  is about two orders of magnitude lower than that of conventional PCM on rigid silicon substrates (20, 21, 29, 30) and one order of magnitude lower than that of other flexible PCM (13). Some trends can be discerned—e.g.,  $J_{\text{reset}}$  is reduced from mushroom-type cells (spades) to confined cells (circles) and is also reduced from conventional Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> (GST; light blue) or doped GST (dark blue) to superlattice PCM (green). Flexible PCM also has lower  $J_{\text{reset}}$  than its rigid counterparts, and our combination of flexible substrate with superlattice PCM in a confined cell yields the lowest  $J_{\text{reset}} \approx 0.1 \text{ MA/cm}^2$  (red stars).

but is limited here by the optical lithography. The reset energy of ~48 pJ (22) is nearly an order of magnitude lower than that of other devices, which used a filamentary bottom contact (18), owing to our shorter reset pulses of ~60 ns. Our reset power is two orders of magnitude lower than that of earlier nonfilamentary flexible PCM (13).

We also explored the multilevel capability and resistance drift of our flexible superlattice PCM, demonstrating four stable-resistance states (Fig. 2D). The same figure also reveals a low resistance drift coefficient ( $v \sim 0.002$  to 0.008), which is more than an order of magnitude lower than that of conventional PCM (*31*) with clearly distinguishable resistance states [see supplementary text section I and table S2 (22)]. We applied several separate reset pulses of the same shape (1, 60, and 1 ns) and increasing amplitude (2.1, 2.6, 3.1, and 3.5 V) to achieve the intermediateresistance states. Figure 2D also reflects retention of the low- and high-resistance states beyond  $10^4$  s. The low resistance drift is attributed to the presence of vdW-like gaps in the superlattice material even after electrical cycling (fig. S7), which can limit structural relaxation and long-range atomic diffusion. This behavior is a notable advantage of superlattice-type PCM, regardless of the substrate choice (*32*).

We measured our flexible PCM under a tensile bending radius of 4 mm (Fig. 3A). The devices maintained a resistance on/off ratio of >10 for  $10^3$  cycles while flat, then for  $10^2$  cycles while bent (Fig. 3B; fig. S8 shows additional endurance measurements taken over  $10^4$  cycles). *R*-versus-*I* measurements in flat and bent conditions (Fig. 1F) indicate that low  $I_{\text{reset}}$  is preserved upon bending, with a resistance on/off ratio of nearly 100. Further, we measured the bending cyclability of our PCM devices (Fig. 3C). We read their dc resistance after several bending cycles and measured the resistance states for a consecutive 300 s, with 30-s intervals between each resistance readout. These

results show that both high- and low-resistance states are maintained with low drift before bending, as well as after 100 bending cycles. Notably, low switching current is preserved even after 200 bending cycles (Fig. 3D). The robustness of our devices during bending can be attributed to the PI thickness of 5 µm, which leads to a small strain of ~0.06% even at a 4-mm bending radius (33). Encapsulation with another few-micrometer-thick polymer layer would place our devices along the neutral mechanical plane, further reducing their strain (34). A comparison with other flexible memory technologies-in terms of retention, endurance, and choice of bending radius-is provided in table S3.

Finally, we sought to understand what leads to the ultralow current density in our flexible superlattice PCM devices. Earlier work had suggested that Ge atom movement may be responsible for switching in similar superlattice PCM on rigid substrates (21). However, we have recently found that the



Fig. 2. Scaling, power, and multilevel measurements. (A) Read resistance versus current for our devices, showing the scaling of  $I_{\text{reset}}$  with cell area. (**B**) Resistance versus current for 15 cycles, showing low cycle-tocycle variability of these devices (see also fig. S6B). (C) Resistance versus power (P) for 15 cycles, showing a switching power ( $P_{reset}$ ) of ~0.8 mW. (D) Four stable-resistance states in the flexible PCM device with 600-nm diameter, showing multilevel capability with ultralow resistance drift over 10<sup>4</sup> seconds [see supplementary text section I (22)]. The resistance of the highest state (~10 megohms) is slightly higher than in the other panels because the multilevel states were reached with single-shot pulses from the lowestresistance state, whereas the data in (A) to (C) were obtained with gradually increasing pulse magnitudes.  $R_0$  is the resistance at an arbitrary time  $t_0$ , and t is the time after the last switching event.



**Fig. 3. Characterization before and after bending.** (**A**) Measurement setup for our flexible PCM devices under a bending radius of 4 mm. (**B**) Resistance versus number of switching cycles before (i.e., flat condition) and during bending, showing that a 10-fold resistance window ( $10\times$ ) is maintained.

(**C**) A resistance on/off ratio >10 is maintained over time upon cyclic bending. (**D**) Resistance versus current before bending and after 200 bending cycles, showing that low  $I_{\text{reset}}$  and the resistance on/off ratio are maintained after bending cycles.



**Fig. 4. Electrothermal simulations.** Temperature distributions after a reset current pulse (0.3 mA, 60 ns) in superlattice PCM devices on flexible PI with (**A**) 35-nm  $Al_2O_3$  insulation (see fig. S9 for an extended temperature profile into the PI substrate), (**B**) 5-nm  $Al_2O_3$  insulation, and (**C**) 55-nm  $Al_2O_3$  insulation, demonstrating the effect of thermal confinement from the superlattice layers and lateral Joule heat confinement from the  $Al_2O_3$  insulation. Temperature distributions of similar devices

on a rigid SiO<sub>2</sub> substrate with (**D**) 35-nm Al<sub>2</sub>O<sub>3</sub> insulation, (**E**) 5-nm Al<sub>2</sub>O<sub>3</sub> insulation, and (**F**) 55-nm Al<sub>2</sub>O<sub>3</sub> insulation, showing less thermal confinement on a rigid substrate with higher thermal conductivity. The left edge is the axis of symmetry in (A) to (F), device diameters are 600 nm, and the vertical and horizontal scales are unequal. (**G**) Peak temperature versus current at the end of a 60-ns pulse for the devices whose temperature distributions are shown in (A) to (F).

superlattice has low cross-plane thermal conductivity and very high electrical anisotropy (*35*) owing to its numerous parallel vdW-like interfaces. Thus, we exploited these properties to conceive our design, which includes confinement of the superlattice PCM cell in a pore-like geometry on a substrate with ultralow thermal conductivity (the flexible PI). This leads to the pronounced reduction of switching current density, which points to a strong thermal component of the switching mechanism.

To gain deeper insight into the role of heat confinement in the pore device, we performed electrothermal simulations [Fig. 4 and supplementary text section II (22)]. These reveal simultaneous effects of thermal confinement due to the numerous interfaces, higher electrical resistivity across the superlattice, lateral Joule heat confinement in the pore geometry, and the thermally resistive PI substrate (Fig. 4 and fig. S9). By contrast, the temperature profile of a pore-type Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> device on PI (fig. S10) shows less thermal confinement and a much lower peak temperature (~368 K) than in the superlattice PCM device (~966 K). This simulation further confirms the efficacy of electrothermal confinement provided by the superlattice material with numerous vdW-like interfaces (36).

We also simulated devices with different Al<sub>2</sub>O<sub>3</sub> side-wall thicknesses and found that heat is more concentrated in the active PCM cell region with increasing  $Al_2O_3$  thickness. Thus, the peak temperature required for phase change can be achieved with a lower current pulse (Fig. 4, A to G). We attribute this behavior to improved electrical heating confinement (further visualized in fig. S11, where the peak vertical current density appears across a substantially larger portion of the PCM superlattice for 35-nm versus 5-nm Al<sub>2</sub>O<sub>3</sub>). For the same input current, 5 nm of Al<sub>2</sub>O<sub>3</sub> thickness provides negligible confinement (Fig. 4B), resulting in a substantially lower (by a factor of  $\sim 2.2$ ) peak temperature than in our nominal devices (Fig. 4A), whereas 55-nm Al<sub>2</sub>O<sub>3</sub> provides better confinement (Fig. 4C).

The flexible PI substrate is very effective for achieving thermal isolation and lower reset current, in contrast to conventional rigid substrates that often include a combination of oxides (such as SiO<sub>2</sub>) and silicon. The ultralow thermal conductivity of the flexible PI substrate ( $k_{\rm PI} \approx 0.12$  W m<sup>-1</sup> K<sup>-1</sup>) (*37*) is an order of magnitude lower than that of amorphous oxides or nitrides (*38*) and two orders of magnitude lower than that of silicon. As a result, it prevents heat loss from the TiN BE.

For our nominal device structure with 35-nm  $Al_2O_3$ , the peak temperature in the BE is ~20% higher with the PI substrate than with a SiO<sub>2</sub> substrate (Fig. 4, A and D). This indicates that in our laterally confined poretype PCM cell, the thermal conductivity of the substrate (e.g., PI versus SiO<sub>2</sub>/Si) plays an important role, especially for heat loss from the BE, lowering the reset current density in flexible PCM compared with its rigid counterparts (Fig. 1G). Our conclusions are supported by the peak temperature-versuscurrent plot (Fig. 4G) that shows the importance of confinement in our devices for obtaining low reset current density. These findings should also enable future thermal engineering of PCM devices on silicon by introducing heat-blocking layers or even air gaps below the BE.

In summary, we developed a flexible, superlattice memory with much lower switching current density (~0.1 MA/cm<sup>2</sup>) than in all other PCM types, as well as very low reset energy and power relative to other flexible PCMs. These characteristics were enabled by heat confinement in a superlattice material within a pore-type device on an ultralow-thermal conductivity substrate. The flexible PCM devices display multilevel capability with low resistance drift, indicating promise for emerging in-memory computing applications. These results usher in data storage in flexible IoT electronics and also provide key insights for thermal engineering of conventional PCM on commercial, rigid silicon substrates.

#### **REFERENCES AND NOTES**

- 1. C. Wang et al., Nat. Mater. 12, 899-904 (2013)
- G. A. Salvatore et al., Adv. Funct. Mater. 27, 1702390 (2017).
- 3. T. Sekitani et al., Science 326, 1516–1519 (2009).
- 4. M. T. Ghoneim, M. M. Hussain, Electronics 4, 424–479 (2015).
- 5. A. A. Bessonov et al., Nat. Mater. 14, 199–204 (2015).
- 6. K. Xu, Y. Lu, K. Takei, Adv. Mater. Technol. 4, 1800628 (2019).
- 7. S.-I. Park et al., Science 325, 977–981 (2009).
- A. M. Hussain, M. M. Hussain, Adv. Mater. 28, 4219–4249 (2016).
- S. Gupta, W. T. Navaraj, L. Lorenzelli, R. Dahiya, npj Flex. Electron. 2, 8 (2018).
- S.-J. Kim, J.-M. Song, J.-S. Lee, J. Mater. Chem. 21, 14516–14522 (2011).
- A. Daus, S. Han, S. Knobelspies, G. Cantarella, G. Tröster, Materials 11, 1672 (2018).
- 12. S.-T. Han, Y. Zhou, V. A. L. Roy, *Adv. Mater.* **25**, 5425–5449 (2013).
- 13. B. H. Mun et al., ACS Nano 9, 4120-4128 (2015).
- 14. S. Raoux, F. Xiong, M. Wuttig, E. Pop, *MRS Bull.* **39**, 703–710 (2014).
- D. lelmini, H.-S. P. Wong, *Nat. Electron.* 1, 333–343 (2018).
- 16. C. Li et al., Nat. Electron. 1, 52-59 (2018).
- F. Samie et al., in 2016 IEEE 3rd World Forum on Internet of Things (WF-IoT) (IEEE, 2016), pp. 7–12.

- 18. D. H. Kim et al., Adv. Funct. Mater. 29, 1806338 (2019).
- 19. A. I. Khan et al., IEEE Electron Device Lett. 41, 1657–1660 (2020).
- 20. H.-S. P. Wong et al., Proc. IEEE 98, 2201-2227 (2010).
- 21. R. E. Simpson et al., Nat. Nanotechnol. 6, 501–505 (2011).
- Materials and methods are available as supplementary materials.
- 23. A. Daus et al., Adv. Electron. Mater. **3**, 1700309 (2017).
- F. Rivera, R. Davis, R. Vanfleet, *Microsc. Microanal.* 19, 1080–1091 (2013).
- 25. J. Momand et al., Nanoscale 9, 8774-8780 (2017).
- 26. Y. Cheng et al., Adv. Mater. 31, 1904316 (2019).
- 27. T. Ohyanagi et al., Jpn. J. Appl. Phys. 52, 05FF01 (2013).
- J. Feng et al., ACS Appl. Mater. Interfaces 12, 33397–33407 (2020).
- J. Shen et al., ACS Appl. Mater. Interfaces 11, 5336–5343 (2019).
- H.-S. P. Wong *et al.*, "Stanford Memory Trends," https://nano.stanford.edu/stanford-memory-trends [accessed 2 April 2021].
- M. Suri et al., in 2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) (IEEE/ACM, 2013), pp. 140–145.
- 32. K. Ding et al., Science 366, 210-215 (2019).
- 33. A. Daus et al., Nat. Electron. 4, 495-501 (2021).
- 34. Y. J. Park et al., ACS Nano 13, 3023–3030 (2019).
- 35. H. Kwon et al., Nano Lett. 21, 5984–5990 (2021).
- M. Boniardi et al., Phys. Status Solidi RRL 13, 1800634 (2019).
- Parameters to make Polyimide Film (PI-2600) with Thickness more than 100 μm, www.researchgate.net/post/Parameters\_ to\_make\_Polyimide\_Film\_PI-2600\_with\_Thickness\_more\_than\_ 100\_um [accessed 2 April 2021].
- S.-M. Lee, D. G. Cahill, J. Appl. Phys. 81, 2590–2595 (1997).

### ACKNOWLEDGMENTS

The authors are grateful to K. Yamamoto and S. Fujii from Kioxia Corporation, Japan, for obtaining the high-resolution STEM images and K. Ishimaru of Kioxia for management support. A.I.K. thanks J. McVittie for lab support, C. Neumann for the electrical measurement setup, and R. Paul for assistance with Fig. 1A. Funding: This work was performed at the Stanford Nanofabrication Facility (SNF) and Stanford Nano Shared Facilities (SNSF) and is supported in part by member companies of the Stanford Non-volatile Memory Technology Research Initiative (NMTRI). A.I.K. and K.M.N. acknowledge support from the Stanford Graduate Fellowship and A.D. from the Swiss NSF Early Postdoc Mobility fellowship (grant P2EZP2\_181619) and the Beijing Institute of Collaborative Innovation (BICI). Author contributions: A.I.K., A.D., and E.P. conceived the idea and designed the experiments, A.I.K. and A.D. fabricated the devices, carried out the measurements, and analyzed the data. R.I. and A.I.K. performed the electrothermal simulations. K.M.N. performed XRD and H.R.L. performed scanning electron microscopy. A.I.K., A.D., and E.P. wrote the manuscript, with input from H.-S.P.W., and all authors discussed the results and edited the manuscript. Competing interests: The authors declare no competing interests. Data and materials availability: All data needed to evaluate the conclusions in this paper are present in

## the paper or the supplementary materials. SUPPLEMENTARY MATERIALS

https://science.org/doi/10.1126/science.abj1261 Materials and Methods Supplementary Text Figs. S1 to S11 Tables S1 to S3 References (39–67)

22 April 2021; accepted 6 August 2021 10.1126/science.abj1261



### Supplementary Materials for

# Ultralow-switching current density multilevel phase-change memory on a flexible substrate

Asir Intisar Khan et al.

Corresponding author: Eric Pop, epop@stanford.edu

*Science* **373**, 1243 (2021) DOI: 10.1126/science.abj1261

### The PDF file includes:

Materials and Methods Supplementary Text Figs. S1 to S11 Tables S1 to S3 References

### **Materials and Methods**

**Sample Fabrication.** The devices were fabricated on a rigid silicon support for ease of handling during deposition and patterning steps (**fig. S1**). First, a ~5  $\mu$ m thick polyimide layer (PI-2610, HD MicroSystems) was spin-coated (1500 rpm, 300 rpm/s, 40 s) on top of the silicon chip and baked on a hot plate at 90°C and 150°C for 90 s each. Then, the PI was cured in a nitrogen oven at 250°C for 30 min. All device patterning was done in direct-write lithography tools (Heidelberg MLA 150) with laser wavelengths of 375 nm and 405 nm. The ~30 nm thick TiN bottom electrodes were obtained by direct current (dc) magnetron sputtering (Ti reactive sputtering in N<sub>2</sub>) on the PI and defined by lift-off. The sputtering parameters for all materials are listed in **table S1**. Afterwards, a 35 nm thick Al<sub>2</sub>O<sub>3</sub> insulating layer was deposited by atomic-layer deposition (ALD) at 200°C using trimethylaluminum (TMA) and water as precursors. The via holes with diameters down to 600 nm were chemically wet-etched with commercial aluminum etchant (J.T. Baker, Aluminum etch 16-1-1-2) at 40°C.

The phase change superlattice was sputtered in the order indicated in **fig. S1B**. Prior to deposition, the bottom TiN surface was *in situ* cleaned by Ar ion etching [30 standard cubic centimeters per minute (sccm) Ar flow, 50 W radio-frequency (rf) bias for 10 minutes] to remove any native oxide. First, a ~3 nm thick Sb<sub>2</sub>Te<sub>3</sub> seed layer was deposited at room temperature. Then, the temperature was raised to ~180°C at a rate of 10°C/min and then 12 periods of GeTe (~1 nm) and Sb<sub>2</sub>Te<sub>3</sub> (~4 nm) alternating layers were deposited at ~180°C. The total thickness of the superlattice was ~60 nm. Finally, after letting the sputtering chamber cool down to room temperature, a 10 nm TiN capping layer (Ti reactive sputtering in N<sub>2</sub>) was deposited *in situ* to protect the phase change layers from oxidation. The phase change stack was patterned by reactive ion etching (RIE) with 30 sccm Cl<sub>2</sub> / 5 sccm BCl<sub>3</sub>, 10 sccm Ar, 60 W rf power at a pressure of 10 mTorr. Next, after doing an *in situ* Ar cleaning for 2 minutes, 20 nm TiN followed by 60 nm Pt was sputtered and defined by lift-off as the top electrode.

Finally, the PI substrate was released from the silicon carrier while immersed in deionized water to complete the fabrication process. A fabrication process flow diagram and additional details on deposition parameters are shown in **fig. S1**.

**Electrical Measurement.** The electrical measurement setup has two main functions, namely pulsed writing and direct current (dc) reading. We apply a small amplitude reset pulse to the device and then follow that with a dc read. We measure the resistance of all devices with a 50 mV dc bias. We repeat this process for increasing amplitude reset pulses to the device. While performing pulsed switching on devices, we calculate the peak transient current by measuring the peak voltage across the 50  $\Omega$  input on the oscilloscope. For peak power calculations, we assume nominal applied voltage and peak current. The energy is estimated by multiplying the peak power with the reset pulse width (~60 ns, see **fig. S4**), which is likely a conservative upper bound of the true energy consumed during a reset event. Once the Joule heating caused by the voltage pulse is greater than the melting temperature of the phase change layer and if the quench rate is fast enough, the phase is changed from crystalline to amorphous and hence the resistance changes from a low resistance state to a high resistance state.

### Supplementary Text Supplementary Section I: Resistance Drift Analysis

The resistance drift of the four different states shown in **Fig. 2D** from the main text was fitted with a power law commonly used in PCM devices (*39*, *40*):

$$R = R_0 \left(\frac{t}{t_0}\right)^{\nu},$$

where *R* is the resistance,  $R_0$  is the resistance at an arbitrary time  $t_0$ , *t* is the time after the last switching event and *v* is the drift coefficient. Here,  $R_0$ ,  $t_0$  and *v* are used as fitting parameters. Plotted on a double-logarithmic scale the fit results in straight lines with the slope of *v* as indicated in **Fig. 2D**. The values of all fitting parameters for the four different resistance states are given in **table S2**.

### **Supplementary Section II: Electro-thermal Simulation**

Electro-thermal simulations were performed using COMSOL<sup>TM</sup> Multiphysics. The coupled electro-thermal simulations solve the current continuity equations to calculate the potential and current density profiles, and the Fourier heat equation to calculate the temperature profile self-consistently.

The simulation domain takes all material electrical (resistivity,  $\rho$ ) and thermal characteristics (thermal conductivity, k) as the main input parameters. Isothermal boundary condition is assumed at the bottom interface of the polyimide (PI) substrate at T = 300 K. On the outer circumference open boundary conditions are assumed, such that the heat can flow out of the domain (to the environment at T = 300 K) or into the domain. At the top boundary, a convective heat flux boundary condition is assumed, as these devices were measured in ambient air. Below the TiN bottom electrode (BE), either 1 µm thick PI or SiO<sub>2</sub> were used in the simulations because the temperature profile already reaches room temperature within a depth of a few hundred nanometers into these substrates (see **fig. S9**). The BE surface is taken as the ground potential V = 0. The left margin of the simulation domain is the central axis of symmetry of the device, thus only one-half of the PCM cell cross-section is shown in all simulation figures (**Fig. 4, figs. S9, S10, S11**).

For comparison, we simulated Sb<sub>2</sub>Te<sub>3</sub>/GeTe superlattices as well as conventional Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> (GST) devices. We include the known temperature-dependent thermal conductivity, electrical resistivity of GST (41, 42) and bottom electrode (TiN) (43, 44). We also incorporated the recently-measured thermal conductivity of the Sb<sub>2</sub>Te<sub>3</sub>/GeTe superlattice stack (~0.38 W/m/K), the in-plane and cross-plane electrical resistivity of the superlattice ( $5.8 \times 10^{-4} \Omega \cdot cm$  and  $1.1 \Omega \cdot cm$ , respectively), and thermal boundary resistance (TBR) at the interface with TiN (~52 m<sup>2</sup>K/GW) (35). We also consider the temperature-dependent Seebeck coefficient of GST (19, 44, 45), Sb<sub>2</sub>Te<sub>3</sub> (46, 47), GeTe (48) and TiN (44). Reasonable estimates are assumed in the case of parameters not directly reported. We have not used any fitting parameter in the simulations.

Simulations include both Joule heating and thermoelectric phenomena (19) by solving the cylindrical heat conduction equation,  $C(\partial T/\partial t) = \nabla(k(\nabla T)) + \rho J^2 - TJ\nabla S$ , with the boundary condition for the Peltier heating as  $TJ\Delta S$  at the junction of two materials with the Seebeck coefficient difference  $\Delta S$ . Here, C is the volumetric specific heat, T is the absolute temperature, t is the time, k is the thermal conductivity,  $\rho$  is the electrical resistivity, J is the electrical current density and S is the Seebeck coefficient.



**fig. S1.** (**A**) Schematic process flow for flexible superlattice phase-change memory (PCM) devices. (**B**) Sputtering steps which form the superlattice PCM layer. The chamber base pressure was kept below 10<sup>-7</sup> Torr. (**C**) Process sequence for the materials used in **A**. ALD: Atomic-layer deposition; RIE: Reactive ion etching; dc: direct current; rf: radio frequency. See Materials and Methods section for additional descriptions of various fabrication steps.



fig. S2. X-ray diffraction (XRD) of the superlattice stack (capped *in situ* with additional 10 nm TiN to prevent oxidation) deposited on (A) TiN (30 nm) / 5  $\mu$ m polyimide (PI) / Si, and (B) on Si (same as Fig. 1D), using the same conditions as for the flexible PCM devices, confirming the polycrystallinity of the as-deposited films. The out-of-plane Sb<sub>2</sub>Te<sub>3</sub> peaks in the XRD data reflect highly oriented films parallel to the substrate. The grey line in (A) represents the XRD spectrum of 5  $\mu$ m thick bare PI on Si. Broadening and shifting of some of the Sb<sub>2</sub>Te<sub>3</sub> peaks [(006) and (0015)] including additional Ge<sub>x</sub>Sb<sub>y</sub>Te<sub>z</sub> peaks (49–51) indicate partial diffusion of Ge atom into Sb<sub>2</sub>Te<sub>3</sub> (27, 28, 52) known to occur during deposition kinetics (25). Note, the spectra in (A) and (B) also show additional possible peaks from TiN and TiON (53, 54).



fig. S3. Electrical measurement setup: The measurement setup uses a semiconductor parameter analyzer (SPA), function generator (FG), and oscilloscope. The electrical measurement setup has two key functions, namely pulsed writing (performed in the block shown in dashed blue) and dc reading (performed in the block shown in dashed red). For pulsed switching and current measurements, we used an Agilent 81160A FG to produce the pulses and an Agilent MSO7104A mixed signal oscilloscope with 50  $\Omega$  of termination to measure transient current of the device under test (DUT). To measure the dc read resistance for all devices, we applied a 50 mV dc bias with an Agilent B1500A SPA. We used a Keithley 707B Switch Matrix to control the connection and alternate between pulsed and dc measurement.



fig. S4. The transient output current pulse (obtained from the measured peak output voltage pulse across the 50  $\Omega$  termination of the oscilloscope) during a typical reset input pulse (3.5 V, 1/60/1 ns) of a flexible superlattice PCM device with diameter ~600 nm.



**fig. S5. Benchmarking:** Total reset current (in mA) *vs.* contact diameter showing the expected scaling. Green and blue arrows indicate well-known scaling for PCM on rigid (non-flexible) substrates in the literature (20, 21, 29, 30). Red arrow illustrates expected scaling for flexible superlattice PCM devices in this work. Spade symbols indicate mushroom-type cells and circles are confined cells. (Stars used for this work.) Light-blue and dark blue colors represent conventional Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> (GST) and doped-GST, while green indicates superlattice material stacks.



**fig. S6.** (A) Read resistance (*R*) vs. voltage (*V*) for multiple cycles (here 15 representative cycles shown for a device with ~600 nm diameter via hole). (B) Set and reset voltage distribution for >450 cycles demonstrating low cycle-to-cycle variability in our flexible superlattice PCM devices. The pulsing voltage magnitudes (1/20/500 ns pulse) required for transition from high to low resistance state (set) are shown in blue. Voltages (1/60/1 ns pulse) for transitions from low to high resistance state (reset) are shown in red.



fig. S7. (A) Zoomed-out scanning transmission electron microscopy (STEM) of Fig. 1C from the main text. 5-atom Sb<sub>2</sub>Te<sub>3</sub> layers are clearly visible, as are other odd-numbered atom layers formed by Ge intermixing into Ge<sub>x</sub>Sb<sub>y</sub>Te<sub>z</sub> (55). All layers preserve sharp, parallel van der Waals-like (vdW-like) gaps [shorter interlayer distances compared to true vdW gaps in two-dimensional materials (26)] with few stacking faults visible. (B) Highresolution STEM of a superlattice PCM device near bottom electrode (on TiN bottom contact and with rigid SiO<sub>2</sub>/Si substrate) in the low resistance state (LRS) after 8000 switching cycles. (C) High-resolution STEM for a well-cycled (10<sup>6</sup> cycles) superlattice PCM device (on TiN bottom contact and with rigid SiO<sub>2</sub>/Si substrate) in the high resistance state (HRS). The alternating superlattices were deposited with the same process as those for the flexible PCM devices, and on the same bottom contact material (TiN). STEM reveals the presence of parallel interfaces and vdW-like gaps in the superlattice stack even for a well-cycled device in both LRS and HRS, while an amorphous region appears in HRS. We note that while obtaining such STEMs on a flexible substrate is highly challenging, the observations made here about the superlattice layers are applicable to flexible superlattice PCM devices regardless of the choice of substrate (flexible PI or non-flexible silicon) on the same bottom electrode material (TiN).



fig. S8. Additional endurance in flat condition after bending. >10 resistance on/off ratio maintained for >10<sup>4</sup> cycles, measured using 3.5 V; 1/60/1 ns and 2.2 V; 1/20/500 ns reset and set pulses, respectively. We read the dc resistance values at an interval of every 100 switching (set-reset) cycles.

<i>T</i> (K)	
893	Pt
800	<mark>∢ 300 nm →</mark> TiN
700	Sb <sub>2</sub> le <sub>3</sub> /Ge le Superlattice 35 nm Al <sub>2</sub> O <sub>3</sub>
600	TiN
500	Polyimide (PI)
- 400	
300	

**fig. S9.** Computed temperature profile at the end of a reset pulse (0.3 mA, 60 ns) in flexible PCM with Sb<sub>2</sub>Te<sub>3</sub>/GeTe superlattice phase change layers, including the thick PI layer (1  $\mu$ m PI simulated of which the top 150 nm are shown here). This is an extended version of main text **Fig. 4A**. The left margin is the central axis of symmetry of the device, thus only one-half of the PCM cell is shown. The vertical and horizontal scales are unequal. Similar simulations were carried out with 1  $\mu$ m SiO<sub>2</sub> substrate instead of PI, in main text **Figs. 4D-F**. Note that realistic PCM devices on rigid SiO<sub>2</sub>/Si substrates may have thinner SiO<sub>2</sub>, or a more complex network of insulators, interconnects, and selector devices beneath them.



**fig. S10.** Temperature profile at the end of a reset current pulse (0.3 mA, 60 ns) in a flexible PCM device with conventional Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>. The simulated peak temperature (~368 K) in flexible PCM device using Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> is significantly lower compared to the superlattice-like flexible PCM devices experimentally demonstrated in this work (**Fig. 4A**). The left margin is the central axis of symmetry of the device, thus only one-half of the PCM cell is shown. Note that the vertical and horizontal scales are unequal.



**fig. S11.** Distribution of the vertical (cross-plane) current density  $J_z$  for flexible superlattice PCM devices with (A) 5 nm thick Al<sub>2</sub>O<sub>3</sub> insulation layer and (B) 35 nm thick Al<sub>2</sub>O<sub>3</sub> insulation layer. The electrical interface resistance of the vdW-like gaps primarily impacts Joule heating in the vertical current flow direction. Thus, the electro-thermal properties of the superlattices are more effectively utilized in a pore-type structure. The left margin is the central axis of symmetry of the device, thus only one-half of the PCM cell is shown. Note that the vertical and horizontal scales are unequal.

Material	Power (W)	Pressure (mTorr)	Gas flow (sccm)	Temperature
Ti	100 (dc)	3	Ar: 30, N <sub>2</sub> :15	Room temperature
Pt	100 (dc)	2	Ar: 25	Room temperature
Sb <sub>2</sub> Te <sub>3</sub> (seed layer)	30 (rf)	4	Ar: 30	Room temperature; annealed in-situ to 180°C
Sb <sub>2</sub> Te <sub>3</sub> (in superlattice)	30 (rf)	4	Ar: 30	180°C
GeTe (in superlattice)	30 (rf)	4	Ar: 30	180°C

table S1. Sputtering parameters for various materials used in the phase-change memory devices. dc: direct current, rf: radio frequency. The choice of the deposition parameters listed here were obtained by thorough optimization of the process parameters, including narrowing down the process window to achieve good quality superlattice films with van der Waals-like (vdW-like) interfaces and flexible superlattice PCM devices. Because the interfaces play an important role in these devices, it is desirable to have a layered structure with vdW-like gaps. While the exact choice of deposition temperature could be specific to the deposition tools and environment (e.g., AJA ATC-1800 magnetron sputtering system here), an optimum temperature is needed to maintain good polycrystallinity of the phase change layers (56) while too high of a temperature can result in global diffusion and voids within the superlattice film (57) and ultimately the loss of tellurium because of its high vapor pressure (50, 58). The in situ cleaning of the bottom electrode surface with Ar etching is needed to remove any native oxide to ensure non-filamentary operation of PCM (59), and to obtain superlattice films with parallel orientation to the bottom electrode (60). In addition, room temperature deposition of an initial Sb<sub>2</sub>Te<sub>3</sub> seed film as the first layer in the superlattice stack followed by annealing to higher temperature is beneficial to obtain subsequent good quality superlattice layers with better degree of orientation and possibly larger grain size (61).

Resistance state	$R_{0}\left( \Omega ight)$	$t_0$ (s)	v
#1 (at $\sim 2 \times 10^5$ )	$1.757 \times 10^{5}$	0.5368	0.005376
#2 (at $\sim 7 \times 10^5$ )	6.598×10 <sup>5</sup>	0.1847	0.001964
#3 (at $\sim 2 \times 10^6$ )	$1.637 \times 10^{6}$	15.58	-0.008101
#4 (at ~ $1 \times 10^7$ )	$1.000 \times 10^{7}$	0.9619	0.002186

table S2. Fitting parameters of resistance drift of four different states shown in Fig. 2D from the main text.

Reference	This Work	Ref (13)	Ref (18)	Ref (62)	Ref (63)	Ref (64)	Ref (65)	Ref (66)	Ref (67)
Memory type	PCM	PCM	Filamentary PCM	RRAM	RRAM	Flash	MRAM	CBRAM	FeFET
Material	Sb <sub>2</sub> Te <sub>3</sub> / GeTe	GST 225	GST225	Al <sub>2</sub> O <sub>3</sub> / ZnO /Al <sub>2</sub> O <sub>3</sub>	GeO -HfON	CNT- graphene	CoFeB/ Mg/ CoFeB	Ga <sub>2</sub> O <sub>3</sub>	Organic material
Cell diameter (µm)	0.6	1	NA	100	NA	NA	80	100	1000
Switching Voltage (V)	3.5	8.5	4.2	1.2	3	10	NA	1.3	4
Switching Current (mA)	0.25	14.5	0.45	0.4	0.0016	NA	NA	4	NA
Switching Speed (ns)	60	140	200	40	50	100	NA	NA	NA
Switching Energy (pJ)	48	17255	378	19.2	0.24	NA	NA	NA	NA
On/Off Ratio	~100	40	40	>100	900	10	2	105	>100
Number of Resistance States (#)	4	2	2	2	2	2	2	2	2
Endurance (cycles)	>10 <sup>4</sup>	100	100	$10^{4}$	105	500	40	1400	2700
Retention	>10 <sup>4</sup> s	$10^4  \mathrm{s}$	10 <sup>4</sup> s	>10 <sup>4</sup> s	10 <sup>4</sup> s	1000 s	2 weeks	10 <sup>4</sup> s	$>8 \times 10^4  m s$
Bending Radius (mm)	4	10	10	3	9	8	3	5	5.5
Bending Cycles (#)	200	1000	2000	>10 <sup>4</sup>	105	1000	40	104	7500

table S3. Comparison of our flexible PCM with other demonstrations of flexible nonvolatile memories. The table shows that our memory devices are overall competitive (across various parameters) with the best demonstrations of flexible non-volatile memory to date. However, our flexible superlattice PCM stands out with two unique features: i) The switching *current* can be further reduced by shrinking the bottom electrode size, which is not possible in filamentary-type memories like RRAM or conductive-bridge (CBRAM). In other words, the record-low switching *current density* achieved here provides an excellent basis for reaching extremely low current and power in smaller devices. ii) Our devices have multiple resistance states (4 levels) and simultaneously excellent retention (low drift), making this type of memory particularly interesting for high-density storage and inmemory computing.

Abbreviations: PCM: Phase-change memory. RRAM: Resistive random access memory. Flash: Flash memory. MRAM: Magnetoresistive random access memory. CBRAM: Conductive bridge random access memory. FeFET: Ferroelectric field-effect transistor. NA: not available.

### **References and Notes**

- C. Wang, D. Hwang, Z. Yu, K. Takei, J. Park, T. Chen, B. Ma, A. Javey, User-interactive electronic skin for instantaneous pressure visualization. *Nat. Mater.* 12, 899–904 (2013). <u>doi:10.1038/nmat3711 Medline</u>
- G. A. Salvatore, J. Sülzle, F. Dalla Valle, G. Cantarella, F. Robotti, P. Jokic, S. Knobelspies, A. Daus, L. Büthe, L. Petti, N. Kirchgessner, R. Hopf, M. Magno, G. Tröster, Biodegradable and Highly Deformable Temperature Sensors for the Internet of Things. *Adv. Funct. Mater.* 27, 1702390 (2017). doi:10.1002/adfm.201702390
- T. Sekitani, T. Yokota, U. Zschieschang, H. Klauk, S. Bauer, K. Takeuchi, M. Takamiya, T. Sakurai, T. Someya, Organic nonvolatile memory transistors for flexible sensor arrays. *Science* 326, 1516–1519 (2009). doi:10.1126/science.1179963 Medline
- M. T. Ghoneim, M. M. Hussain, Review on physically flexible nonvolatile memory for internet of everything electronics. *Electronics* 4, 424–479 (2015). <u>doi:10.3390/electronics4030424</u>
- A. A. Bessonov, M. N. Kirikova, D. I. Petukhov, M. Allen, T. Ryhänen, M. J. A. Bailey, Layered memristive and memcapacitive switches for printable electronics. *Nat. Mater.* 14, 199–204 (2015). <u>doi:10.1038/nmat4135</u> <u>Medline</u>
- 6. K. Xu, Y. Lu, K. Takei, Multifunctional Skin-Inspired Flexible Sensor Systems for Wearable Electronics. Adv. Mater. Technol. 4, 1800628 (2019). doi:10.1002/admt.201800628
- 7. S.-I. Park, Y. Xiong, R.-H. Kim, P. Elvikis, M. Meitl, D.-H. Kim, J. Wu, J. Yoon, C.-J. Yu, Z. Liu, Y. Huang, K. C. Hwang, P. Ferreira, X. Li, K. Choquette, J. A. Rogers, Printed assemblies of inorganic light-emitting diodes for deformable and semitransparent displays. *Science* 325, 977–981 (2009). <u>doi:10.1126/science.1175690</u> Medline
- A. M. Hussain, M. M. Hussain, CMOS-Technology-Enabled Flexible and Stretchable Electronics for Internet of Everything Applications. *Adv. Mater.* 28, 4219–4249 (2016). doi:10.1002/adma.201504236 Medline
- 9. S. Gupta, W. T. Navaraj, L. Lorenzelli, R. Dahiya, Ultra-thin chips for high-performance flexible electronics. *npj Flex. Electron.* 2, 8 (2018). <u>doi:10.1038/s41528-018-0021-5</u>
- S.-J. Kim, J.-M. Song, J.-S. Lee, Transparent organic thin-film transistors and nonvolatile memory devices fabricated on flexible plastic substrates. J. Mater. Chem. 21, 14516– 14522 (2011). doi:10.1039/c1jm11812a
- 11. A. Daus, S. Han, S. Knobelspies, G. Cantarella, G. Tröster, Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> p-type thin-film transistors on flexible plastic foil. *Materials* 11, 1672 (2018). <u>doi:10.3390/ma11091672</u> <u>Med-line</u>
- 12. S.-T. Han, Y. Zhou, V. A. L. Roy, Towards the development of flexible non-volatile memories. *Adv. Mater.* 25, 5425–5449 (2013). doi:10.1002/adma.201301361 Medline
- 13. B. H. Mun, B. K. You, S. R. Yang, H. G. Yoo, J. M. Kim, W. I. Park, Y. Yin, M. Byun, Y. S. Jung, K. J. Lee, Flexible one diode-one phase change memory array enabled by block co-polymer self-assembly. ACS Nano 9, 4120–4128 (2015). <u>doi:10.1021/acsnano.5b00230</u> Medline

- S. Raoux, F. Xiong, M. Wuttig, E. Pop, Phase change materials and phase change memory. MRS Bull. 39, 703–710 (2014). doi:10.1557/mrs.2014.139
- 15. D. Ielmini, H.-S. P. Wong, In-memory computing with resistive switching devices. *Nat. Electron.* 1, 333–343 (2018). doi:10.1038/s41928-018-0092-2
- 16. C. Li, M. Hu, Y. Li, H. Jiang, N. Ge, E. Montgomery, J. Zhang, W. Song, N. Dávila, C. E. Graves, Z. Li, J. P. Strachan, P. Lin, Z. Wang, M. Barnell, Q. Wu, R. S. Williams, J. J. Yang, Q. Xia, Analogue signal and image processing with large memristor crossbars. *Nat. Electron.* 1, 52–59 (2018). doi:10.1038/s41928-017-0002-z
- F. Samie, V. Tsoutsouras, L. Bauer, S. Xydis, D. Soudris, J. Henkel, "Computation offloading and resource allocation for low-power IoT edge devices" in 2016 IEEE 3rd World Forum on Internet of Things (WF-IoT) (IEEE, 2016), pp. 7–12.
- D. H. Kim, H. E. Lee, B. K. You, S. B. Cho, R. Mishra, I.-S. Kang, K. J. Lee, Flexible Crossbar-Structured Phase Change Memory Array via Mo-Based Interfacial Physical Lift-Off. *Adv. Funct. Mater.* 29, 1806338 (2019). doi:10.1002/adfm.201806338
- A. I. Khan, H. Kwon, R. Islam, C. Perez, M. E. Chen, M. Asheghi, K. E. Goodson, H.-S. P. Wong, E. Pop, Two-Fold Reduction of Switching Current Density in Phase Change Memory Using Bi<sub>2</sub>Te<sub>3</sub> Thermoelectric Interfacial Layer. *IEEE Electron Device Lett.* 41, 1657–1660 (2020). doi:10.1109/LED.2020.3028271
- 20. H.-S. P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, K. E. Goodson, Phase Change Memory. *Proc. IEEE* 98, 2201–2227 (2010). doi:10.1109/JPROC.2010.2070050
- 21. R. E. Simpson, P. Fons, A. V. Kolobov, T. Fukaya, M. Krbal, T. Yagi, J. Tominaga, Interfacial phase-change memory. *Nat. Nanotechnol.* 6, 501–505 (2011). doi:10.1038/nnano.2011.96 Medline
- 22. Materials and methods are available as supplementary materials.
- 23. A. Daus, P. Lenarczyk, L. Petti, N. Münzenrieder, S. Knobelspies, G. Cantarella, C. Vogt, G. A. Salvatore, M. Luisier, G. Tröster, Ferroelectric-Like Charge Trapping Thin-Film Transistors and Their Evaluation as Memories and Synaptic Devices. *Adv. Electron. Mater.* 3, 1700309 (2017). doi:10.1002/aelm.201700309
- F. Rivera, R. Davis, R. Vanfleet, Alternative FIB TEM sample preparation method for crosssections of thin metal films deposited on polymer substrates. *Microsc. Microanal.* 19, 1080–1091 (2013). doi:10.1017/S1431927613001670 Medline
- J. Momand, R. Wang, J. E. Boschker, M. A. Verheijen, R. Calarco, B. J. Kooi, Dynamic reconfiguration of van der Waals gaps within GeTe-Sb<sub>2</sub>Te<sub>3</sub> based superlattices. *Nanoscale* 9, 8774–8780 (2017). <u>doi:10.1039/C7NR01684K Medline</u>
- 26. Y. Cheng, O. Cojocaru-Mirédin, J. Keutgen, Y. Yu, M. Küpers, M. Schumacher, P. Golub, J.-Y. Raty, R. Dronskowski, M. Wuttig, Understanding the Structure and Properties of Sesqui-Chalcogenides (i.e., V<sub>2</sub>VI<sub>3</sub> or Pn<sub>2</sub>Ch<sub>3</sub> (Pn = Pnictogen, Ch = Chalcogen) Compounds) from a Bonding Perspective. *Adv. Mater.* **31**, 1904316 (2019). doi:10.1002/adma.201904316

- T. Ohyanagi, N. Takaura, M. Kitamura, M. Tai, M. Kinoshita, K. Akita, T. Morikawa, J. Tominaga, Superlattice Phase Change Memory Fabrication Process for Back End of Line Devices. *Jpn. J. Appl. Phys.* 52, 05FF01 (2013). <u>doi:10.7567/JJAP.52.05FF01</u>
- J. Feng, A. Lotnyk, H. Bryja, X. Wang, M. Xu, Q. Lin, X. Cheng, M. Xu, H. Tong, X. Miao, "Stickier"-Surface Sb<sub>2</sub>Te<sub>3</sub> Templates Enable Fast Memory Switching of Phase Change Material GeSb<sub>2</sub>Te<sub>4</sub> with Growth-Dominated Crystallization. ACS Appl. Mater. Interfaces 12, 33397–33407 (2020). doi:10.1021/acsami.0c07973 Medline
- 29. J. Shen, S. Lv, X. Chen, T. Li, S. Zhang, Z. Song, M. Zhu, Thermal Barrier Phase Change Memory. ACS Appl. Mater. Interfaces 11, 5336–5343 (2019). doi:10.1021/acsami.8b18473 Medline
- 30. H.-S. P. Wong, C. Ahn, J. Cao, H.-Y. Chen, S. B. Eryilmaz, S. W. Fong, J. A. Incorvia, Z. Jiang, H. Li, C. Neumann, K. Okabe, S. Qin, J. Sohn, Y. Wu, S. Yu, X. Zheng, "Stanford Memory Trends," <u>https://nano.stanford.edu/stanford-memory-trends</u> [accessed 2 April 2021].
- 31. M. Suri, D. Garbin, O. Bichler, D. Querlioz, D. Vuillaume, C. Gamrat, B. DeSalvo, "Impact of PCM resistance-drift in neuromorphic systems and drift-mitigation strategy" in 2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) (IEEE/ACM, 2013), pp. 140–145.
- 32. K. Ding, J. Wang, Y. Zhou, H. Tian, L. Lu, R. Mazzarello, C. Jia, W. Zhang, F. Rao, E. Ma, Phase-change heterostructure enables ultralow noise and drift for memory operation. *Science* 366, 210–215 (2019). doi:10.1126/science.aay0291 Medline
- 33. A. Daus, S. Vaziri, V. Chen, Ç. Köroğlu, R. W. Grady, C. S. Bailey, H. R. Lee, K. Schauble, K. Brenner, E. Pop, High-performance flexible nanoscale transistors based on transition metal dichalcogenides. *Nat. Electron.* 4, 495–501 (2021). <u>doi:10.1038/s41928-021-00598-6</u>
- 34. Y. J. Park, B. K. Sharma, S. M. Shinde, M.-S. Kim, B. Jang, J.-H. Kim, J.-H. Ahn, All MoS<sub>2</sub>-Based Large Area, Skin-Attachable Active-Matrix Tactile Sensor. ACS Nano 13, 3023– 3030 (2019). doi:10.1021/acsnano.8b07995 Medline
- 35. H. Kwon, A. I. Khan, C. Perez, M. Asheghi, E. Pop, K. E. Goodson, Uncovering Thermal and Electrical Properties of Sb<sub>2</sub>Te<sub>3</sub>/GeTe Superlattice Films. *Nano Lett.* **21**, 5984–5990 (2021). <u>doi:10.1021/acs.nanolett.1c00947</u> <u>Medline</u>
- 36. M. Boniardi, J. E. Boschker, J. Momand, B. J. Kooi, A. Redaelli, R. Calarco, Evidence for Thermal-Based Transition in Super-Lattice Phase Change Memory. *Phys. Status Solidi RRL* 13, 1800634 (2019). <u>doi:10.1002/pssr.201800634</u>
- 37. Parameters to make Polyimide Film (PI-2600) with Thickness more than 100 μm, <u>www.re-searchgate.net/post/Parameters to make Polyimide Film PI-2600 with Thick-ness more than 100 μm [accessed 2 April 2021].</u>
- S.-M. Lee, D. G. Cahill, Heat transport in thin dielectric films. J. Appl. Phys. 81, 2590–2595 (1997). doi:10.1063/1.363923

- D. Ielmini, A. L. Lacaita, D. Mantegazza, Recovery and Drift Dynamics of Resistance and Threshold Voltages in Phase-Change Memories. *IEEE Trans. Electron Dev.* 54, 308–315 (2007). <u>doi:10.1109/TED.2006.888752</u>
- 40. D. Krebs, R. M. Schmidt, J. Klomfaß, J. Luckas, G. Bruns, C. Schlockermann, M. Salinga, R. Carius, M. Wuttig, Impact of DoS changes on resistance drift and threshold switching in amorphous phase change materials. *J. Non-Cryst. Solids* **358**, 2412–2415 (2012). <u>doi:10.1016/j.jnoncrysol.2011.12.112</u>
- H.-K. Lyeo, D. G. Cahill, B.-S. Lee, J. R. Abelson, M.-H. Kwon, K.-B. Kim, S. G. Bishop, B. Cheong, Thermal conductivity of phase-change material Ge2Sb2Te5. *Appl. Phys. Lett.* 89, 151904 (2006). <u>doi:10.1063/1.2359354</u>
- 42. L. Adnane, F. Dirisaglik, A. Cywar, K. Cil, Y. Zhu, C. Lam, A. F. M. Anwar, A. Gokirmak, H. Silva, High temperature electrical resistivity and Seebeck coefficient of Ge2Sb2Te5 thin films. J. Appl. Phys. 122, 125104 (2017). doi:10.1063/1.4996218
- 43. W. Tsai, M. Delfino, J. A. Fair, D. Hodul, Temperature dependence of the electrical resistivity of reactively sputtered TiN films. J. Appl. Phys. 73, 4462–4467 (1993). <u>doi:10.1063/1.352785</u>
- 44. A. Faraclas, G. Bakan, L. Adnane, F. Dirisaglik, N. E. Williams, A. Gokirmak, H. Silva, Modeling of Thermoelectric Effects in Phase Change Memory Cells. *IEEE Trans. Electron Dev.* 61, 372–378 (2014). <u>doi:10.1109/TED.2013.2296305</u>
- 45. D.-S. Suh, C. Kim, K. H. P. Kim, Y.-S. Kang, T.-Y. Lee, Y. Khang, T. S. Park, Y.-G. Yoon, J. Im, J. Ihm, Thermoelectric heating of Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> in phase change memory devices. *Appl. Phys. Lett.* **96**, 123115 (2010). <u>doi:10.1063/1.3259649</u>
- 46. R. Venkatasubramanian, T. Colpitts, E. Watko, M. Lamvik, N. El-Masry, MOCVD of Bi2Te3, Sb2Te3 and their superlattice structures for thin-film thermoelectric applications. J. Cryst. Growth 170, 817–821 (1997). doi:10.1016/S0022-0248(96)00656-2
- 47. T. T. Nguyen, L. T. Dang, G. H. Bach, T. H. Dang, K. T. Nguyen, H. T. Pham, T. Nguyen-Tran, T. V. Nguyen, T. T. Nguyen, H. Q. Nguyen, Enhanced thermoelectricity at the ultra-thin film limit. *Appl. Phys. Lett.* **117**, 083104 (2020). <u>doi:10.1063/5.0010274</u>
- 48. J. Li, Z. Chen, X. Zhang, Y. Sun, J. Yang, Y. Pei, Electronic origin of the high thermoelectric performance of GeTe among the p-type group IV monotellurides. NPG Asia Mater. 9, e353 (2017). doi:10.1038/am.2017.8
- 49. Z. L. Mao, H. Chen, A. Jung, The structure and crystallization characteristics of phase change optical disk material Ge1Sb2Te4. J. Appl. Phys. 78, 2338–2342 (1995). <u>doi:10.1063/1.360152</u>
- 50. Z. Zhang, J. Pan, L. W.-W. Fang, Y.-C. Yeo, Y. L. Foo, R. Zhao, L. Shi, E. S. Tok, Temperature-dependent phase separation during annealing of Ge2Sb2Te5 thin films in vacuum. *Appl. Surf. Sci.* 258, 6075–6079 (2012). <u>doi:10.1016/j.apsusc.2012.03.005</u>
- 51. A. Sarangan, J. Duran, V. Vasilyev, N. Limberopoulos, I. Vitebskiy, I. Anisimov, Broadband Reflective Optical Limiter Using GST Phase Change Material. *IEEE Photonics J.* 10, 2200409 (2018). doi:10.1109/JPHOT.2018.2796448

- 52. S. Soeya, T. Shintani, Crystalline structure of GeTe layer in GeTe/Sb2Te3 superlattice for phase change memory. J. Appl. Phys. **112**, 034301 (2012). <u>doi:10.1063/1.4739741</u>
- 53. B. Subramanian, C. V. Muraleedharan, R. Ananthakumar, M. Jayachandran, A comparative study of titanium nitride (TiN), titanium oxy nitride (TiON) and titanium aluminum nitride (TiAlN), as surface coatings for bio implants. *Surf. Coat. Tech.* 205, 5014–5020 (2011). doi:10.1016/j.surfcoat.2011.05.004
- 54. L. Suhadolnik, D. Lašič Jurković, B. Likozar, M. Bele, S. Drev, M. Čeh, Structured titanium oxynitride (TiOxNy) nanotube arrays for a continuous electrocatalytic phenol-degradation process: Synthesis, characterization, mechanisms and the chemical reaction microkinetics. *Appl. Catal. B* 257, 117894 (2019). doi:10.1016/j.apcatb.2019.117894
- 55. Y. Saito, P. Fons, K. V. Mitrofanov, K. Makino, J. Tominaga, J. Robertson, A. V. Kolobov, Chalcogenide van der Waals superlattices: A case example of interfacial phase-change memory. *Pure Appl. Chem.* **91**, 1777–1786 (2019). <u>doi:10.1515/pac-2019-0105</u>
- 56. R. E. Simpson, P. Fons, A. V. Kolobov, M. Krbal, J. Tominaga, Enhanced crystallization of GeTe from an Sb<sub>2</sub>Te<sub>3</sub> template. *Appl. Phys. Lett.* **100**, 021911 (2012). <u>doi:10.1063/1.3675635</u>
- 57. K. L. Okabe, A. Sood, E. Yalon, C. M. Neumann, M. Asheghi, E. Pop, K. E. Goodson, H.-S. P. Wong, Understanding the switching mechanism of interfacial phase change memory. *J. Appl. Phys.* **125**, 184501 (2019). <u>doi:10.1063/1.5093907</u>
- 58. L. Krusin-Elbaum, C. Cabral Jr., K. N. Chen, M. Copel, D. W. Abraham, K. B. Reuter, S. M. Rossnagel, J. Bruley, V. R. Deline, Evidence for segregation of Te in Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> films: Effect on the "phase-change" stress. *Appl. Phys. Lett.* **90**, 141902 (2007). doi:10.1063/1.2719148
- 59. C. M. Neumann, K. L. Okabe, E. Yalon, R. W. Grady, H.-S. P. Wong, E. Pop, Engineering thermal and electrical interface properties of phase change memory with monolayer MoS<sub>2</sub>. *Appl. Phys. Lett.* **114**, 082103 (2019). <u>doi:10.1063/1.5080959</u>
- 60. Y. Saito, P. Fons, A. V. Kolobov, J. Tominaga, Self-organized van der Waals epitaxy of layered chalcogenide structures. *Phys. Status Solidi* 252, 2151–2158 (2015). <u>doi:10.1002/pssb.201552335</u>
- 61. Y. Saito, P. Fons, L. Bolotov, N. Miyata, A. V. Kolobov, J. Tominaga, A two-step process for growth of highly oriented Sb<sub>2</sub>Te<sub>3</sub> using sputtering. *AIP Adv.* 6, 045220 (2016). <u>doi:10.1063/1.4948536</u>
- D. Kumar, U. Chand, Lew W. S., T. Tseng, High-Performance TiN/Al<sub>2</sub>O<sub>3</sub>/ZnO/Al<sub>2</sub>O<sub>3</sub>/TiN Flexible RRAM Device With High Bending Condition. *IEEE Trans. Electron Dev.* 67, 493–498 (2020). doi:10.1109/TED.2019.2959883
- 63. C.-H. Cheng, F.-S. Yeh, A. Chin, Low-power high-performance non-volatile memory on a flexible substrate with excellent endurance. *Adv. Mater.* 23, 902–905 (2011). <u>doi:10.1002/adma.201002946 Medline</u>
- 64. W. J. Yu, S. H. Chae, S. Y. Lee, D. L. Duong, Y. H. Lee, Ultra-transparent, flexible singlewalled carbon nanotube non-volatile memory device with an oxygen-decorated graphene electrode. *Adv. Mater.* 23, 1889–1893 (2011). <u>doi:10.1002/adma.201004444</u> <u>Medline</u>

- 65. L. M. Loong, W. Lee, X. Qiu, P. Yang, H. Kawai, M. Saeys, J.-H. Ahn, H. Yang, Flexible MgO Barrier Magnetic Tunnel Junctions. *Adv. Mater.* 28, 4983–4990 (2016). doi:10.1002/adma.201600062 Medline
- 66. K.-J. Gan, P.-T. Liu, T.-C. Chien, D.-B. Ruan, S. M. Sze, Highly durable and flexible gallium-based oxide conductive-bridging random access memory. *Sci. Rep.* 9, 14141 (2019). doi:10.1038/s41598-019-50816-7 Medline
- 67. T. Xu, L. Xiang, M. Xu, W. Xie, W. Wang, Excellent low-voltage operating flexible ferroelectric organic transistor nonvolatile memory with a sandwiching ultrathin ferroelectric film. *Sci. Rep.* 7, 8890 (2017). <u>doi:10.1038/s41598-017-09533-2 Medline</u>